 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ST72324BJ2 데이터시트(PDF) 68 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72324BJ2 데이터시트(HTML) 68 Page - STMicroelectronics |
|
|
68 / 188 page  On-chip peripherals ST72324B 68/188 MCC beep control register (MCCBCR) MCCBCR Reset value: 0000 0000 (00h) 7 654 32 10 Reserved BC[1:0] -R/W Table 40. MCCBCR register description Bit Name Function 7:2 - Reserved, must be kept cleared 1:0 BC[1:0] Beep Control These 2 bits select the PF1 pin beep capability (see Table 41). The beep output signal is available in Active Halt mode but has to be disabled to reduce the consumption. Table 41. Beep frequency selection BC1 BC0 Beep mode with fOSC2 =8MHz 00 Off 0 1 ~2 kHz Output Beep signal ~50% duty cycle 1 0 ~1 kHz 11 ~500 Hz Table 42. Main clock controller register map and reset values Address (Hex.) Register label 7 6543 21 0 002Bh SICSR Reset value 0 AVDIE 0 AVDF 0 LVDRF x0 0 0 WDGRF x 002Ch MCCSR Reset value MCO 0 CP1 0 CP0 0 SMS 0 TB1 0 TB0 0 OIE 0 OIF 0 002Dh MCCBCR Reset value 0 0000 0 BC1 0 BC0 0 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
