ST72324BJ2 datasheet(50/188 Pages) STMICROELECTRONICS

50 / 188 page

Power saving modes

ST72324B

50/188

Figure 27.

Active Halt mode flowchart

Peripheral clocked with an external clock source can still be active.

Only the MCC/RTC interrupt and some specific interrupts can exit the MCU from Active Halt mode (such as

external interrupt). Refer to Table 24: Interrupt mapping on page 46 for more details.

Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are

set to the current software priority level of the interrupt routine and restored when the CC register is

popped.

8.4.2

Halt mode

The Halt mode is the lowest power consumption mode of the MCU. It is entered by

executing the ‘HALT’ instruction when the OIE bit of the Main Clock Controller Status

and beeper (MCC/RTC) on page 64 for more details on the MCCSR register).

The MCU can exit Halt mode on reception of either a specific interrupt (see Table 24:

Interrupt mapping) or a reset. When exiting Halt mode by means of a reset or an interrupt,

the oscillator is immediately turned on and the 256 or 4096 CPU cycle delay is used to

stabilize the oscillator. After the start up delay, the CPU resumes operation by servicing the

interrupt or by fetching the reset vector which woke it up (see Figure 29).

When entering Halt mode, the I[1:0] bits in the CC register are forced to ‘10b’ to enable

interrupts. Therefore, if an interrupt is pending, the MCU wakes up immediately.

In Halt mode, the main oscillator is turned off causing all internal processing to be stopped,

including the operation of the on-chip peripherals. All peripherals are not clocked except the

ones which get their clock supply from another clock generator (such as an external or

auxiliary oscillator).

The compatibility of Watchdog operation with Halt mode is configured by the “WDGHALT”

option bit of the option byte. The HALT instruction when executed while the Watchdog

system is enabled, can generate a Watchdog reset (see Section 14.1 on page 172) for more

details.

Halt instruction

Reset

Interrupt(2)

CPU

Oscillator

Peripherals(1)

I[1:0] bits

off

Fetch reset vector

or service interrupt

CPU

Oscillator

Peripherals

I[1:0] bits

off

XX(3)

CPU

Oscillator

Peripherals

I[1:0] bits

XX(3)

256 or 4096 CPU clock

cycle delay

(MCCSR.OIE = 1)

ST72324BJ2 데이터시트(PDF) 50 Page - STMicroelectronics

ST72324BJ2 데이터시트(HTML) 50 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL