 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ST72324BJ2 데이터시트(PDF) 71 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72324BJ2 데이터시트(HTML) 71 Page - STMicroelectronics |
|
|
71 / 188 page  ST72324B On-chip peripherals 71/188 Figure 36. Timer block diagram 1. If IC, OC and TO interrupt requests have separate vectors then the last OR is not present (see Table 24: Interrupt mapping on page 46). MCU-peripheral interface Counter Alternate Output Compare register Output Compare Edge Detect Overflow Detect circuit 1/2 1/4 1/8 8-bit buffer ST7 internal bus Latch 1 OCMP1 ICAP1 EXTCLK fCPU Timer interrupt ICF2 ICF1 TIMD 0 0 OCF2 OCF1 TOF PWM OC1E EXEDG IEDG2 CC0 CC1 OC2E OPM FOLV2 ICIE OLVL1 IEDG1 OLVL2 FOLV1 OCIE TOIE ICAP2 Latch 2 OCMP2 8 8 8 low 16 8 high 16 16 16 16 (Control register 1) CR1 (Control register 2) CR2 (Control/Status register) CSR 6 16 8 8 8 8 8 8 EXEDG Timer internal bus circuit 1 Edge Detect circuit 2 circuit 1 Output Compare register 2 Input Capture register 1 Input Capture register 2 CC[1:0] pin pin pin pin pin register (See note 1) Counter register |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
