ST72324BJ2 datasheet(70/188 Pages) STMICROELECTRONICS

70 / 188 page

On-chip peripherals

ST72324B

70/188

10.3.3

Functional description

Counter

The main block of the programmable timer is a 16-bit free running upcounter and its

associated 16-bit registers. The 16-bit registers are made up of two 8-bit registers called

high and low.

●

Counter Register (CR)

–

Counter High Register (CHR) is the most significant byte (MSB)

–

Counter Low Register (CLR) is the least significant byte (LSB)

●

Alternate Counter Register (ACR)

–

Alternate Counter High Register (ACHR) is the most significant byte (MSB)

–

Alternate Counter Low Register (ACLR) is the least significant byte (LSB)

These two read-only 16-bit registers contain the same value but with the difference that

reading the ACLR register does not clear the TOF bit (timer overflow flag), located in the

Status register (SR) (see note at the end of paragraph entitled 16-bit read sequence).

Writing in the CLR register or ACLR register resets the free running counter to the FFFCh

value. Both counters have a reset value of FFFCh (this is the only value which is reloaded in

the 16-bit timer). The reset value of both counters is also FFFCh in one pulse mode and

PWM mode.

The timer clock depends on the clock control bits of the CR2 register, as illustrated in

Table 49. The value in the counter register repeats every 131072, 262144 or 524288 CPU

clock cycles depending on the CC[1:0] bits. The timer frequency can be fCPU/2, fCPU/4,

fCPU/8 or an external frequency.

ST72324BJ2 데이터시트(PDF) 70 Page - STMicroelectronics