전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST72324BJ2 데이터시트(PDF) 34 Page - STMicroelectronics

부품명 ST72324BJ2
상세설명  8-bit MCU, 3.8 to 5.5 V operating range with 8 to 32 Kbyte Flash/ROM, 10-bit ADC, 4 timers, SPI, SCI
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72324BJ2 데이터시트(HTML) 34 Page - STMicroelectronics

Back Button ST72324BJ2 Datasheet HTML 30Page - STMicroelectronics ST72324BJ2 Datasheet HTML 31Page - STMicroelectronics ST72324BJ2 Datasheet HTML 32Page - STMicroelectronics ST72324BJ2 Datasheet HTML 33Page - STMicroelectronics ST72324BJ2 Datasheet HTML 34Page - STMicroelectronics ST72324BJ2 Datasheet HTML 35Page - STMicroelectronics ST72324BJ2 Datasheet HTML 36Page - STMicroelectronics ST72324BJ2 Datasheet HTML 37Page - STMicroelectronics ST72324BJ2 Datasheet HTML 38Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 188 page
background image
Supply, reset and clock management
ST72324B
34/188
6.6
SI registers
6.6.1
System integrity (SI) control/status register (SICSR)
SICSR
Reset value: 000x 000x (00h)
7
654
32
10
Res
AVDIE
AVDF
LVDRF
Reserved
WDGRF
-
R/W
RO
R/W
-
R/W
Table 11.
SICSR register description
Bit
Name
Function
7
-
Reserved, must be kept cleared
6AVDIE
Voltage Detector Interrupt Enable
This bit is set and cleared by software. It enables an interrupt to be generated
when the AVDF flag changes (toggles). The pending interrupt information is
automatically cleared when software enters the AVD interrupt routine
0: AVD interrupt disabled
1: AVD interrupt enabled
5AVDF
Voltage Detector Flag
This read-only bit is set and cleared by hardware. If the AVDIE bit is set, an
interrupt request is generated when the AVDF bit changes value. Refer to
Figure 17 and to Section 6.5.2: AVD (auxiliary voltage detector) for additional
details.
0: VDD over VIT+(AVD) threshold
1: VDD under VIT-(AVD) threshold
4
LVDRF
LVD Reset Flag
This bit indicates that the last reset was generated by the LVD block. It is set by
hardware (LVD reset) and cleared by software (writing zero). See WDGRF flag
description for more details. When the LVD is disabled by option byte, the LVDRF
bit value is undefined.
3:1
-
Reserved, must be kept cleared
0
WDGRF
Watchdog Reset Flag
This bit indicates that the last reset was generated by the Watchdog peripheral. It is
set by hardware (watchdog reset) and cleared by software (writing zero) or an LVD
reset (to ensure a stable cleared state of the WDGRF flag when CPU starts).
Combined with the LVDRF information, the flag description is given in Table 12.
Table 12.
Reset source flags
Reset sources
LVDRF
WDGRF
External RESET pin
0
0
Watchdog
0
1
LVD
1
X



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com