TBD datasheet(30/80 Pages) FREESCALE

30 / 80 page

MSC8144E Quad Core Digital Signal Processor Data Sheet, Rev. 6

Electrical Characteristics

Freescale Semiconductor

Table 9 provides the DDR capacitance when VDDDDR(typ) = 1.8 V.

2.6.1.2

DDR (2.5V) SDRAM DC Electrical Characteristics

Table 10 provides the recommended operating conditions for the DDR SDRAM component(s) of the MSC8144E when

VDDDDR(typ) = 2.5 V.

Table 11 provides the DDR capacitance when VDDDDR (typ) = 2.5 V.

Table 12 lists the current draw characteristics for MVREF.

Table 9. DDR2 SDRAM Capacitance for VDDDDR(typ) = 1.8 V

Parameter/Condition

Symbol

Min

Max

Unit

Input/output capacitance: DQ, DQS, DQS

CIO

Delta input/output capacitance: DQ, DQS, DQS

CDIO

—0.5

Note:

This parameter is sampled. VDDDDR = 1.8 V ± 0.090 V, f = 1 MHz, TA =25°C, VOUT = VDDDDR/2, VOUT (peak-to-peak) = 0.2 V.

Table 10. DDR SDRAM DC Electrical Characteristics for VDDDDR (typ) = 2.5 V

Parameter/Condition

Symbol

Min

Max

Unit

I/O supply voltage1

VDDDDR

2.3

2.7

I/O reference voltage2

MVREF

0.49

× VDDDDR

0.51

× VDDDDR

I/O termination voltage3

VTT

MVREF – 0.04

MVREF + 0.04

Input high voltage

VIH

MVREF + 0.15

VDDDDR + 0.3

Input low voltage

VIL

–0.3

MVREF – 0.15

Output leakage current4

IOZ

–50

μA

Output high current (VOUT = 1.95 V)

IOH

–16.2

—

Output low current (VOUT = 0.35 V)

IOL

16.2

—

Notes:

VDDDDR is expected to be within 50 mV of the DRAM VDD at all times.

MVREF is expected to be equal to 0.5 × VDDDDR, and to track VDDDDR DC variations as measured at the receiver.

Peak-to-peak noise on MVREF may not exceed ±2% of the DC value.

VTT is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be

equal to MVREF. This rail should track variations in the DC level of VDDDDR.

Output leakage is measured with all outputs are disabled, 0 V

≤ V

OUT

≤ V

DDDDR.

Table 11. DDR SDRAM Capacitance for VDDDDR (typ) = 2.5 V

Parameter/Condition

Symbol

Min

Max

Unit

Input/output capacitance: DQ, DQS

CIO

Delta input/output capacitance: DQ, DQS

CDIO

—0.5

Note:

This parameter is sampled. VDDDDR = 2.5 V ± 0.125 V, f = 1 MHz, TA = 25°C, VOUT = VDDDDR/2, VOUT (peak-to-peak) = 0.2 V.

Table 12. Current Draw Characteristics for MVREF

Parameter / Condition

Symbol

Min

Max

Unit

Current draw for MVREF

IMVREF

—

500

μA

Note:

The voltage regulator for MVREF must be able to supply up to 500 μA current.

TBD 데이터시트(PDF) 30 Page - Freescale Semiconductor, Inc

TBD 데이터시트(HTML) 30 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

데이터시트 다운로드

링크 URL