| 전자부품 데이터시트 검색엔진 |
|
TBD 데이터시트(PDF) 52 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
TBD 데이터시트(HTML) 52 Page - Freescale Semiconductor, Inc |
|
52 / 80 page ![]() MSC8144E Quad Core Digital Signal Processor Data Sheet, Rev. 6 Freescale Semiconductor 52 Note: For some TDM modes transmit data is being output on other pins. This timing is valid for it as well. See the MSC8144E Reference Manual 2.7.8 UART Timing Figure 22 shows the UART input AC timing Figure 23 shows the UART output AC timing Figure 21. TDM Output Signals Table 43. UART Timing Characteristics Symbol Expression Min Max Unit URXD and UTXD inputs high/low duration TUREFCLK 16 × TREFCLK 160 — ns URXD and UTXD inputs rise/fall time TUAVKH 6ns UTXD output rise/fall time TUAVXH 5.5 ns Note: TUREFCLK = TREFCLK is guaranteed by design. Figure 22. UART Input Timing Figure 23. UART Output Timing TDMxTCLK TDMxTDAT TDMxTSYN tTDMDHOX tTDMDHOV tTDMDHOZ tTDMHOX tTDMC tTDMCH tTDMCL tTDMSHOX tTDMSHOV UTXD, URXD TUREFCLK inputs TUAVKH TUAVKH TUREFCLK UTXD output TUAVXH TUAVXH |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |