TBD datasheet(45/80 Pages) FREESCALE

45 / 80 page

Electrical Characteristics

MSC8144E Quad Core Digital Signal Processor Data Sheet, Rev. 6

Freescale Semiconductor

2.7.5.5

Receiver Specifications

LP-Serial receiver electrical and timing specifications are stated in the text and tables of this section. Receiver input impedance

shall result in a differential return loss better that 10 dB and a common mode return loss better than 6 dB from 100 MHz to 0.8

× baud frequency. This includes contributions from internal circuitry, the package, and any external components related to the

receiver. AC coupling components are included in this requirement. The reference impedance for return loss measurements is

100

Ω resistive for differential return loss and 25 Ω resistive for common mode.

Figure 13. Transmitter Output Compliance Mask

Table 36. Transmitter Differential Output Eye Diagram Parameters

Transmitter Type

VDIFFmin (mV)

VDIFFmax (mV)

A (UI)

B (UI)

1.25 GBaud short range

250

500

0.175

0.39

1.25 GBaud long range

400

800

0.175

0.39

2.5 GBaud short range

250

500

0.175

0.39

2.5 GBaud long range

400

800

0.175

0.39

3.125 GBaud short range

250

500

0.175

0.39

3.125 GBaud long range

400

800

0.175

0.39

Table 37. Receiver AC Timing Specifications—1.25 GBaud

Characteristic

Symbol

Range

Unit

Notes

Min

Max

Differential Input Voltage

VIN

200

1600

mVPP

Measured at receiver

Deterministic Jitter Tolerance

0.37

UIPP

Measured at receiver

Combined Deterministic and Random

Jitter Tolerance

JDR

0.55

UIPP

Measured at receiver

VDIFF min

VDIFF max

-VDIFF min

-VDIFF max

1-B

Time in UI

A1-A

TBD 데이터시트(PDF) 45 Page - Freescale Semiconductor, Inc

TBD 데이터시트(HTML) 45 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

데이터시트 다운로드

링크 URL