전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TBD 데이터시트(PDF) 37 Page - Freescale Semiconductor, Inc

부품명 TBD
상세설명  Quad Core Digital Signal Processor
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

TBD 데이터시트(HTML) 37 Page - Freescale Semiconductor, Inc

Back Button TBD Datasheet HTML 33Page - Freescale Semiconductor, Inc TBD Datasheet HTML 34Page - Freescale Semiconductor, Inc TBD Datasheet HTML 35Page - Freescale Semiconductor, Inc TBD Datasheet HTML 36Page - Freescale Semiconductor, Inc TBD Datasheet HTML 37Page - Freescale Semiconductor, Inc TBD Datasheet HTML 38Page - Freescale Semiconductor, Inc TBD Datasheet HTML 39Page - Freescale Semiconductor, Inc TBD Datasheet HTML 40Page - Freescale Semiconductor, Inc TBD Datasheet HTML 41Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 80 page
background image
Electrical Characteristics
MSC8144E Quad Core Digital Signal Processor Data Sheet, Rev. 6
Freescale Semiconductor
37
Table 23 summarizes the reset actions that occur as a result of the different reset sources.
2.7.3.1
Power-On Reset (PORESET) Pin
Asserting PORESET initiates the power-on reset flow. PORESET must be asserted externally for at least 32 CLKIN cycles after
VDD and VDDIO are both at their nominal levels.
2.7.3.2
Reset Configuration
The MSC8144E has two mechanisms for writing the reset configuration:
•
Through the I2C port
•
Through external pins
•
Through internal hard coded
Twenty-three signals (see Section 1 for signal description details) are sampled during the power-on reset sequence to define the
Reset Word Configuration Source and operating conditions:
•
RCW_SRC[2–0]
•
RC[16–0]
The RCFG_CLKIN_RNG pin must be valid during power-on or hard reset sequence. The STOP_BS pin must be always valid
and is also sampled during power-on reset sequence for RCW loading from an I
2C EEPROM.
Table 23. Reset Actions for Each Reset Source
Reset Action/Reset Source
Power-On Reset
(PORESET)
Hard Reset (HRESET)
Soft Reset (SRESET)
External only
External or Internal
(Software Watchdog,
Software or RapidIO)
External or
internal
Software
JTAG Command:
EXTEST, CLAMP, or
HIGHZ
Configuration pins sampled (Refer to
Section 2.7.3.2 for details).
Yes
NoNoNo
PLL state reset
Yes
No
No
No
Select reset configuration source
Yes
No
No
No
System reset configuration write
Yes
No
No
No
HRESET driven
Yes
Yes
No
No
IPBus modules reset (TDM, UART, SWT,
DDRC, IPBus master, GIC, HS, and GPIO)
Yes
Yes
Yes
Yes
SRESET driven
Yes
Yes
Yes
Depends on command
Extended cores reset
Yes
Yes
Yes
Yes
CLASS registers reset
Yes
Yes
Some
registers
Some registers
Timers, Performance Monitor
Yes
Yes
No
No
Packet Processor, PCI, DMA
Yes
Yes
Most
registers
Most registers



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com