IMX93CEC datasheet(41/123 Pages) NXP

41 / 123 page

LCDn_CLK

(falling edge capture)

LCDn_CLK

(rising edge capture)

LCDn_DATA[23:00]

LCDn Control Signals

Figure 14. LCD timing

Table 44. LCD timing parameters[1][2]

Parameter

Symbol

Min

Max

Unit

LCD pixel clock frequency[3]

tCLK(LCD)

—

MHz

LCD pixel clock high (falling edge capture)

tCLKH(LCD)

—

LCD pixel clock low (rising edge capture)

tCLKL(LCD)

—

LCD pixel clock high to data valid (falling edge capture)

td(CLKH-DV)

-1.5

1.5

LCD pixel clock low to data valid (rising edge capture)

td(CLKL-DV)

-1.5

1.5

LCD pixel clock high to control signal valid (falling edge capture)

td(CLKH-CTRLV)

-1.5

1.5

LCD pixel clock low to control signal valid (rising edge capture)

td(CLKL-CTRLV)

-1.5

1.5

[1] Output timing valid for maximum external load CL = 25 pF, which is assumed to be a 10 pF load at the end of a 50 ohm, unterminated, 5-inch microstrip trace

on standard FR4 (3.3 pF/inch), (25 pF total with margin). For best signal integrity, the series resistance in the transmission line should be equal to the selected

RDSON of the I/O pad output driver.

[2] Input timing assumes an input signal slew rate of 3 ns (20%/80%).

[3] The maximum frequency supported is 56 MHz when NVCC_xxxx operating at 3.3 V.

4.10 Audio

This section provides information about audio subsystem.

4.10.1 SAI switching specifications

This section provides the AC timings for the SAI in Controller (clocks driven) and Target (clocks input) modes. All timings are given

for non inverted serial clock polarity (SAI_TCR2[BCP] = 0, SAI_RCR2[BCP] = 0) and non inverted frame sync (SAI_TCR4[FSP]

= 0, SAI_RCR4[FSP] = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timings remain valid by

inverting the clock signal (SAI_BCLK) and/or the frame sync (SAI_FS) shown in the figures below.

The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.

For the 50 MHz BCLK operation, the BCLK and SYNC must always be in the same direction as the data (source synchronous):

• SAI transmitter must be in asynchronous mode with BCLK and SYNC configuration as outputs

• SAI receiver must be:

— In asynchronous mode with BCLK and SYNC configuration as inputs

— In synchronous mode with SAI_RCR2[BCI] = 1

NXP Semiconductors

IMX93CEC

i.MX 93 Applications Processors Data Sheet for Commercial Products

IMX93CEC

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 7 — 12 February 2026

Document feedback

41 / 123

IMX93CEC 데이터시트(PDF) 41 Page - NXP Semiconductors

IMX93CEC 데이터시트(HTML) 41 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL