전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

IMX93CEC 데이터시트(PDF) 64 Page - NXP Semiconductors

부품명 IMX93CEC
상세설명  i.MX 93 Applications Processors Data Sheet for Commercial Products
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX93CEC 데이터시트(HTML) 64 Page - NXP Semiconductors

Back Button IMX93CEC Datasheet HTML 60Page - NXP Semiconductors IMX93CEC Datasheet HTML 61Page - NXP Semiconductors IMX93CEC Datasheet HTML 62Page - NXP Semiconductors IMX93CEC Datasheet HTML 63Page - NXP Semiconductors IMX93CEC Datasheet HTML 64Page - NXP Semiconductors IMX93CEC Datasheet HTML 65Page - NXP Semiconductors IMX93CEC Datasheet HTML 66Page - NXP Semiconductors IMX93CEC Datasheet HTML 67Page - NXP Semiconductors IMX93CEC Datasheet HTML 68Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 123 page
background image
Table 68. RGMII signal switching specifications[1],[2],[3],[4]...continued
Symbol
Description
Min.
Max.
Unit
Duty_G
Duty cycle for Gigabit
45
55
%
Duty_T
Duty cycle for 10/100T
40
60
%
[1] The timings assume the following configuration: DSE[5:0] = 001111 and FSEL1[1:0] = 11.
[2] Measured as defined in
EIA/JESD 8-6 1995 with a timing threshold voltage of VDDQ/2.
[3] Output timing valid for maximum external load CL = 15 pF, which is assumed to be a 8 pF load at the end of a 50 ohm, unterminated, 2-inch microstrip trace on
standard FR4 (3.3 pF/inch). For best signal integrity, the series resistance in the transmission line should be matched closely to the selected RDSON of the I/O
pad output driver.
[4] RGMII timing specifications are only valid for 1.8 V nominal I/O pad supply voltage.
RGMII_TXC (at transmitter)
RGMII_TXDn (n = 0 to 3 )
RGMII_TX_CTL
RGMII_TXC (at receiver)
TskewT
TXEN
TXERR
TskewR
Figure 33. RGMII transmit signal timing diagram original
RGMII_RXC (at transmitter)
RGMII_RXDn (n = 0 to 3 )
RGMII_RX_CTL
RGMII_RXC (at receiver)
TskewT
RXDV
RXERR
TskewR
Figure 34. RGMII receive signal timing diagram original
4.12.4 LPSPI timing parameters
The Low Power Serial Peripheral Interface (LPSPI) provides a synchronous serial bus with Controller and Peripheral operations.
Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic LPSPI
timing modes.
All timing is shown with respect to 20% VDD and 80% VDD thresholds, unless noted, as well as input signal transitions of 3 ns and
a 25 pF maximum load on all LPSPI pins.
The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing.
NXP Semiconductors
IMX93CEC
i.MX 93 Applications Processors Data Sheet for Commercial Products
IMX93CEC
All information provided in this document is subject to legal disclaimers.
© 2026 NXP B.V. All rights reserved.
Product data sheet
Rev. 7 — 12 February 2026
Document feedback
64 / 123



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com