| 전자부품 데이터시트 검색엔진 |
|
ST20-GP1 데이터시트(PDF) 104 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST20-GP1 데이터시트(HTML) 104 Page - STMicroelectronics |
|
104 / 116 page ![]() ST20-GP1 104/116 ® 19.2 Link timings Notes 1 This is the variation in the total delay through buffers, transmission lines, differential receiv- ers etc., caused by such things as short term variation in supply voltages and differences in delays for rising and falling edges. Table 19.2 Link timings Figure 19.2 Link timings Figure 19.3 Buffered Link timings Symbol Parameter Min Nom Max Units Notes tJQr LinkOut rise time 20 ns tJQf LinkOut fall time 10 ns tJDr LinkIn rise time 20 ns tJDf LinkIn fall time 20 ns tJQJD Buffered edge delay 0 ns ∆tJB Variation in tJQJD 20 Mbits/s 3 ns 1 10 Mbits/s 10 ns 1 5 Mbits/s 30 ns 1 CLIZ LinkIn capacitance @ f=1MHz 10 pF CLL LinkOut load capacitance 50 pF tJQf 90% 10% tJQr tJDf 90% 10% tJDr LinkOut LinkIn 1.5 V Latest tJQJD LinkOut LinkIn 1.5 V ∆tJB Earliest tJQJD |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |