 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ECP2 데이터시트(PDF) 77 Page - Lattice Semiconductor |
|
|
|||||||||||||||||||||||||||||
ECP2 데이터시트(HTML) 77 Page - Lattice Semiconductor |
|
|
77 / 386 page  3-25 DC and Switching Characteristics Lattice Semiconductor LatticeECP2/M Family Data Sheet tDIBSPI Data Invalid Before Clock (Transmit) ECP2-20 — 280 — 280 — 280 ps ECP2-35 — 280 — 280 — 280 ps ECP2-50 — 280 — 280 — 280 ps ECP2-70 — 280 — 280 — 280 ps ECP2M20 — 230 — 230 — 230 ps ECP2M35 — 230 — 230 — 230 ps ECP2M50 — 230 — 230 — 230 ps ECP2M70 — 230 — 230 — 230 ps ECP2M100 — 230 — 230 — 230 ps XGMII I/O Pin Parameters (312 Mbps) 5 tSUXGMII Data Setup Before Read Clock ECP2/M 480 — 480 — 480 — ps tHXGMII Data Hold After Read Clock ECP2/M 480 — 480 — 480 — ps tDVBCKXGMII Data Valid Before Clock ECP2/M 960 — 960 — 960 — ps tDVACKXGMII Data Valid After Clock ECP2/M 960 — 960 — 960 — ps Primary fMAX_PRI 7 Frequency for Primary Clock Tree ECP2/M — 420 — 357 — 311 MHz tW_PRI Clock Pulse Width for Primary Clock ECP2/M 0.95 — 1.19 — 2.00 — ns tSKEW_PRI Primary Clock Skew Within a Bank ECP2/M — 300 — 360 — 420 ps Edge Clock fMAX_EDGE 7 Frequency for Edge Clock ECP2/M — 420 — 357 — 311 MHz tW_EDGE Clock Pulse Width for Edge Clock ECP2/M 0.95 — 1.19 — 2.00 — ns tSKEW_EDGE Edge Clock Skew Within an Edge of the Device ECP2/M — 300 — 360 — 420 ps 1. General timing numbers based on LVCMOS 2.5, 12mA, 0pf load. 2. DDR timing numbers based on SSTL25 for BGA packages only. 3. DDR2 timing numbers based on SSTL18 for BGA packages only. 4. SPI4.2 and SFI4 timing numbers based on LVDS25 for BGA packages only. 5. XGMII timing numbers based on HSTL class I. A corresponding left/right dedicated clock buffer is used when using the SPI4.2 interface to the left or right edge of the device. For SPI4.2 mode, the software tool will help in selecting the appropriate clock buffer. 6. IP will be used to support DDR and DDR2 memory data rates down to 95MHz. This approach uses a free-running clock and PFU register to sample the data instead of the hardwired DDR memory interface. 7. Using the LVDS I/O standard. 8. ECP2-6 and ECP2-12 do not support SPI4.2 9. The AC numbers do not apply to PCLK6 and PCLK7. 10. Applies to CLKOP only. 11. Please refer to technical note TN1159, LatticeECP2M Pin Assignment Recommendations for best performance. Timing v.A 0.11 LatticeECP2/M External Switching Characteristics 9 (Continued) Over Recommended Operating Conditions Parameter Description Device -7 -6 -5 Units Min. Max. Min. Max. Min. Max. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
