전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ECP2 데이터시트(PDF) 14 Page - Lattice Semiconductor

부품명 ECP2
상세설명  LatticeECP2/M Family Data Sheet
PDF  386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  LATTICE [Lattice Semiconductor]
홈페이지  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

ECP2 데이터시트(HTML) 14 Page - Lattice Semiconductor

Back Button ECP2 Datasheet HTML 10Page - Lattice Semiconductor ECP2 Datasheet HTML 11Page - Lattice Semiconductor ECP2 Datasheet HTML 12Page - Lattice Semiconductor ECP2 Datasheet HTML 13Page - Lattice Semiconductor ECP2 Datasheet HTML 14Page - Lattice Semiconductor ECP2 Datasheet HTML 15Page - Lattice Semiconductor ECP2 Datasheet HTML 16Page - Lattice Semiconductor ECP2 Datasheet HTML 17Page - Lattice Semiconductor ECP2 Datasheet HTML 18Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 386 page
background image
2-11
Architecture
Lattice Semiconductor
LatticeECP2/M Family Data Sheet
Figure 2-9. Clock Divider Connections
Clock Distribution Network
LatticeECP2/M devices have eight quadrant-based primary clocks and eight flexible region-based secondary
clocks/control signals. Two high performance edge clocks are available on each edge of the device to support high
speed interfaces. These clock inputs are selected from external I/Os, the sysCLOCK PLLs, DLLs or routing. These
clock inputs are fed throughout the chip via a clock distribution system.
Primary Clock Sources
LatticeECP2/M devices derive clocks from five primary sources: PLL (GPLL and SPLL) outputs, DLL outputs,
CLKDIV outputs, dedicated clock inputs and routing. LatticeECP2/M devices have two to eight sysCLOCK PLLs
and two DLLs, located on the left and right sides of the device. There are eight dedicated clock inputs, two on each
side of the device, with the exception of the LatticeECP2M 256-fpBGA package devices which have six dedicated
clock inputs on the device. Figure 2-10 shows the primary clock sources.
RST
RELEASE
÷1
÷2
÷4
÷8
CLKO
CLKOP (GPLL)
CLKOP (DLL)
Routing
PLL PAD
CLKOS (GPLL)
CLKOS (DLL)
CLKDIV



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com