전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ECP2 데이터시트(PDF) 91 Page - Lattice Semiconductor

부품명 ECP2
상세설명  LatticeECP2/M Family Data Sheet
PDF  386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  LATTICE [Lattice Semiconductor]
홈페이지  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

ECP2 데이터시트(HTML) 91 Page - Lattice Semiconductor

Back Button ECP2 Datasheet HTML 87Page - Lattice Semiconductor ECP2 Datasheet HTML 88Page - Lattice Semiconductor ECP2 Datasheet HTML 89Page - Lattice Semiconductor ECP2 Datasheet HTML 90Page - Lattice Semiconductor ECP2 Datasheet HTML 91Page - Lattice Semiconductor ECP2 Datasheet HTML 92Page - Lattice Semiconductor ECP2 Datasheet HTML 93Page - Lattice Semiconductor ECP2 Datasheet HTML 94Page - Lattice Semiconductor ECP2 Datasheet HTML 95Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 386 page
background image
3-39
DC and Switching Characteristics
Lattice Semiconductor
LatticeECP2/M Family Data Sheet
Table 3-9. SERDES/PCS Latency Breakdown (Parallel Clock Cycle)
Figure 3-12. Transmitter and Receiver Block Diagram
Item
Description
Min.
Average
Max.
Bypass
Transmit Data Latency
T1
FPGA Bridge Transmit
2
1351
T2
8b10b Encoder
2221
T3
SERDES Bridge Transmit
2221
T4
Serializer
3
2.4
Receive Data Latency
R1
Deserializer
3
1.2
R2
SERDES Bridge Receive
2221
R3
Word Alignment
4440
R4
8b10b Decoder
1111
R5
Clock Tolerance Compensation
7
15
23
1
R6
FPGA Bridge Receive
2
1351
1. PCS internal Parallel Clock. This clock rate is same as the rxfullclk in table 8-6.
2. FPGA Bridge latency varies by UP/DOWN Sample FIFO read/write. These numbers were presented for
8bit/10bit interface. The depth of Down Sample/Up Sample FIFO is 4. The earliest read can be done after
write clock cycle (1 clock) in Down Sample FIFO. The latest read will be done after the FIFO is full (4 + 1
= 5). For 16b/20b interface, the numbers become doubled. Min = 2, Max = 10. This latency depends on
the internal FIFO flag operation.
3. The maximum latency applies to bit0.
Bit1 latency = Bit0 latency + 1 UI.
Bit2 latency = Bit0 latency + 2 UI.
HDOUTPi
HDOUTNi
Deserializer
1:8/1:10
Polarity
Adjust
Elastic
Buffer
FIFO
Encoder
SERDES
PCS
BYPASS
Transmitter
Receiver
Recovered Clock
FPGA
Receive Clock
FPGA
Receive Data
Transmit Data
CDR
REFCLK
HDINPi
HDINNi
EQ
Polarity
Adjust
Up
Sample
FIFO
SERDES Bridge
FPGA Bridge
Serializer
8:1/10:1
WA
DEC
FPGA
EBRD Clock
Transmit Clock
TX PLL
REFCLK
FPGA Core
Down
Sample
FIFO
BYPASS
BYPASS
BYPASS
BYPASS
BYPASS
BYPASS
R1
R2
R3
R4
R5
R6
T1
T2
T3
T4
Transmit Clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com