LFSC datasheet(36/237 Pages) LATTICE

36 / 237 page

2-32

Architecture

Lattice Semiconductor

LatticeSC/M Family Data Sheet

Differential Input Termination

The LatticeSC device allows two types of differential termination. The ﬁrst is a single resistor across the differential

inputs. The second is a center-tapped system where each input is terminated to the on-chip termination bus VCMT.

The VCMT bus is DC-coupled through an internal capacitor to ground.

Figure 2-29 shows the differential termination schemes and Table 2-9 shows the nominal values of the termination

resistors.

Figure 2-29. Differential Termination Scheme

Calibration

There are two calibration sources that are associated with the termination scheme used in the LatticeSC devices:

• DIFFR – This pin occurs in each bank that supports differential drivers and must be connected through a

1K+/-1% resistor to ground if differential outputs are used. Note that differential drivers are not supported in

banks 1, 4 and 5.

• XRES – There is one of these pins per device. It is used for several functions including calibrating on-chip

termination. This pin should always be connected through a 1K+/-1% resistor to ground.

The LatticeSC devices support two modes of calibration:

• Continuous – In this mode the SC devices continually calibrate the termination resistances. Calibration hap-

pens several times a second. Using this mode ensures that termination resistances remain calibrated as

the silicon junction temperature changes.

• User Request – In this mode the calibration circuit operates continuously. However, the termination resistor

values are only updated on the assertion of the calibration_update signal available to the core logic.

For more information on calibration, refer to the details of additional technical documentation at the end of this data

sheet.

Hot Socketing

The LatticeSC devices have been carefully designed to ensure predictable behavior during power-up and power-

down. To ensure proper power sequencing, care must be taken during power-up and power-down as described

below. During power-up and power-down sequences, the I/Os remain in tristate until the power supply voltage is

high enough to ensure reliable operation. In addition, leakage into I/O pins is controlled to within speciﬁed limits,

Termination Type

Discrete Off-Chip Solution

Lattice On-Chip Solution

Differential termination

Differential and common

mode termination

ON-chip

OFF-chip

2Zo

ON-chip

OFF-chip

GND

ON-chip

OFF-chip

2Zo

ON-chip

OFF-chip

GND

VCMT

LFSC 데이터시트(PDF) 36 Page - Lattice Semiconductor

LFSC 데이터시트(HTML) 36 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL