LFSC datasheet(75/237 Pages) LATTICE

75 / 237 page

January 2008

Data Sheet DS1004

or product names are trademarks or registered trademarks of their respective holders. The speciﬁcations and information herein are subject to change without notice.

www.latticesemi.com

4-1

DS1004 Pinouts_01.8

Signal Descriptions

Signal Name

I/O

Description

General Purpose

P[Edge] [Row/Column Number*]_[A/B/C/D]

I/O

[Edge] indicates the edge of the device on which the pad is located.

Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).

[Row/Column Number] indicates the PIC row or the column of the

device on which the PIC exists. When Edge is T (Top) or (Bottom),

only need to specify Row Number. When Edge is L (Left) or R (Right),

only need to specify Column Number.

[A/B/C/D] indicates the PIO within the PIC to which the pad is con-

nected.

Some of these user programmable pins are shared with special func-

tion pins. These pin when not used as special purpose pins can be

programmed as I/Os for user logic.

During conﬁguration the user-programmable I/Os are tri-stated with an

internal pull-up resistor enabled. If any pin is not used (or not bonded

to a package pin), it is also tri-stated with an internal pull-up resistor

enabled after conﬁguration.

VREF1_x, VREF2_x

—

The reference supply pins for I/O bank x. Any I/O pin in a bank can be

assigned as a reference supply pin, but software defaults use desig-

nated pin.

—

No connect. NC pins should not be connected to any active signals,

VCC or GND.

Non-SERDES Power Supplies

VCCIOx

—

VCCIO - The power supply pins for I/O bank x. Dedicated pins.

VCC12

—

1.2V supply for conﬁguration logic, PLLs and SERDES Rx, Tx and

PLL. All VCC12 pins must be connected. As VCC12 supplies power

for analog circuitry, VCC12 should be quiet and isolated from noisy

digital board supplies.

VTT_x

—

Termination voltage for bank x. When VTT termination is not required,

or used to provide the common mode termination voltage (VCMT),

these pins can be left unconnected on the device. VCMT function is

not used in the bank. If the internal or external VCMT function for dif-

ferential input termination is used, the VTT pins should be uncon-

nected and allowed to ﬂoat.

GND

—

GND - Ground. Dedicated pins. All grounds must be electrically con-

nected at the board level.

VCC

—

VCC - The power supply pins for core logic. Dedicated pins (1.2V/

1.0V).

VCCAUX

—

VCCAUX - Auxiliary power supply pin - powers all differential and

referenced input buffers. Dedicated pins (2.5V).

VCCJ

—

VCCJ - The power supply pin for JTAG Test Access Port.

PROBE_VCC

—

VCC signal - Connected to internal VCC node. Can be used for feed-

back to control an external board power converter. Can be uncon-

nected if not used.

LatticeSC/M Family Data Sheet

Pinout Information

LFSC 데이터시트(PDF) 75 Page - Lattice Semiconductor

LFSC 데이터시트(HTML) 75 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL