| 전자부품 데이터시트 검색엔진 |
|
LFSC 데이터시트(PDF) 63 Page - Lattice Semiconductor |
|
|
|||||||||||||||||||||||||||||
LFSC 데이터시트(HTML) 63 Page - Lattice Semiconductor |
|
63 / 237 page ![]() 3-19 DC and Switching Characteristics Lattice Semiconductor LatticeSC/M Family Data Sheet Input Delay Block/AIL Timing GSR Timing Internal System Bus Timing Parameter Description Min. Typ. Max. Units tFDEL Fine delay time 35 45 80 ps tCDEL Coarse delay time 1120 1440 2560 ps jtAIL AIL jitter tolerance 1- ((N 1 * tFDEL) / (Clock Period)) UI 1. N = number of fine delays used in a particular AIL setting Parameter Description VCC -7 -6 -5 Units Min. Max. Min. Max. Min. Max. tSYNC_GSR_MAX Maximum operating frequency for synchronous GSR 1.14V — 438 — 417 — 398 MHz 0.95V — 378 — 355 — 337 MHz tASYNC_GSR_MPW Minimum pulse width of asynchronous input ————— 3.3 — ns Note: Synchronous GSR goes out of reset in two cycles from the clock edge where the setup time of the FF was met. Parameter Description -7 -6 -5 Units Min. Max. Min. Max. Min. Max. tHCLK Maximum operating frequency for internal system bus HCLK. — 200 — 200 — 200 MHz Note: There is no minimum frequency. If HCLK is sourced from the embedded oscillator, the minimum frequency limitation of the oscillator/ divider is about 0.3 MHz. Refer to the osciallator data for missing configuration modes. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |