| 전자부품 데이터시트 검색엔진 |
|
H838532H 데이터시트(PDF) 284 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H838532H 데이터시트(HTML) 284 Page - Renesas Technology Corp |
|
284 / 508 page ![]() Section 9 Timers Rev. 1.00 May 30, 2008 Page 264 of 484 REJ09B0436-0100 Set I bit to 1 in CCR Manipulate port mode register TMIG confirmation time Clear interrupt request flag to 0 Clear I bit to 0 in CCR Disable interrupts. (Interrupts can also be disabled by manipulating the interrupt enable bit in interrupt enable register 2.) After manipulating he port mode register, wait for the TMIG confirmation time (at least two system clocks when the noise canceler is not used; at least five sampling clocks when the noise canceler is used), then clear the interrupt enable flag to 0. Enable interrupts Figure 9.15 Port Mode Register Manipulation and Interrupt Enable Flag Clearing Procedure 9.5.6 Timer G Application Example Using timer G, it is possible to measure the high and low widths of the input capture input signal as absolute values. For this purpose, CCLR1 and CCLR0 should both be set to 1 in TMG. Figure 9.16 shows an example of the operation in this case. Counter cleared TCG H'FF H'00 Input capture input signal Input capture register GF Input capture register GR Figure 9.16 Timer G Application Example |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |