 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
PCIMX515CJM6C 데이터시트(PDF) 56 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
PCIMX515CJM6C 데이터시트(HTML) 56 Page - Freescale Semiconductor, Inc |
|
|
56 / 184 page  i.MX51 Applications Processors for Consumer and Industrial Products, Rev. 1 56 Freescale Semiconductor Preliminary—Subject to Change Without Notice Electrical Characteristics 3.6.9 DDR2 SDRAM Specific Parameters Figure 32 shows the timing parameters for DDR2. The timing parameters for this diagram appear in Table 45. Figure 32. DDR2 SDRAM Basic Timing Parameters Table 45. DDR2 SDRAM Timing Parameter Table ID Parameter Symbol SDCLK = 200 MHz Unit Min Max DDR1 SDRAM clock high-level width tCH 0.45 0.55 tCK DDR2 SDRAM clock low-level width tCL 0.45 0.55 tCK DDR3 SDRAM clock cycle time tCK 5— ns DDR4 CS, RAS, CAS, CKE, WE, ODT setup time tIS1 0.35 — ns DDR5 CS, RAS, CAS, CKE, WE, ODT hold time tIH1 0.475 — ns SDCLK WE ADDR ROW/BA COL/BA CS CAS RAS DDR1 DDR3 DDR2 DDR4 DDR4 DDR4 DDR5 DDR5 DDR5 DDR5 DDR6 DDR7 SDCLK ODT/CKE DDR4 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
