전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCIMX515CJM6C 데이터시트(PDF) 79 Page - Freescale Semiconductor, Inc

부품명 PCIMX515CJM6C
상세설명  i.MX51 Applications Processors for Consumer and Industrial Products
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PCIMX515CJM6C 데이터시트(HTML) 79 Page - Freescale Semiconductor, Inc

Back Button PCIMX515CJM6C Datasheet HTML 75Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 76Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 77Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 78Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 79Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 80Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 81Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 82Page - Freescale Semiconductor, Inc PCIMX515CJM6C Datasheet HTML 83Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 184 page
background image
Electrical Characteristics
i.MX51 Applications Processors for Consumer and Industrial Products, Rev. 1
Freescale Semiconductor
79
Preliminary—Subject to Change Without Notice
•
VSYNC—Vertical synchronization
•
DRDY—Active data
All synchronous display controls are generated on base of an internal generated “local start point”. The
synchronous display controls can be placed on time axis with DI’s offset, up and down parameters. The
display access can be whole number of DI clock (Tdiclk) only. The IPP_DATA can not be moved relative
to the local start point.
3.7.8.5.2
LCD Interface Functional Description
Figure 50 depicts the LCD interface timing for a generic active matrix color TFT panel. In this figure
signals are shown with negative polarity. The sequence of events for active matrix interface timing is:
•
DI_CLK internal DI clock, used for calculation of other controls.
•
IPP_DISP_CLK latches data into the panel on its negative edge (when positive polarity is
selected). In active mode, IPP_DISP_CLK runs continuously.
•
HSYNC causes the panel to start a new line. (Usually IPP_PIN_2 is used as HSYNC)
•
VSYNC causes the panel to start a new frame. It always encompasses at least one HSYNC pulse.
(Usually IPP_PIN_3 is used as VSYNC)
•
DRDY acts like an output enable signal to the CRT display. This output enables the data to be
shifted onto the display. When disabled, the data is invalid and the trace is off.
(For DRDY can be used either synchronous or asynchronous generic purpose pin as well.)
Figure 50. Interface Timing Diagram for TFT (Active Matrix) Panels
123
m
m-1
HSYNC
VSYNC
HSYNC
LINE 1
LINE 2
LINE 3
LINE 4
LINE n-1
LINE n
DRDY
IPP_DISP_CLK
IPP_DATA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com