AT90SCR100 datasheet(235/433 Pages) ATMEL

235 / 433 page

235

TPR0327AY–SMS–30Jan09

AT90SCR100

18.4.3

External Clock

External clocking is used by the synchronous slave modes of operation. The description in this

section refers to Figure 18-2 for details.

External clock input from the XCK pin is sampled by a synchronization register to minimize the

chance of meta-stability. The output from the synchronization register must then pass through

an edge detector before it can be used by the Transmitter and Receiver. This process intro-

duces a two CPU clock period delay and therefore the maximum external XCK clock frequency

is limited by the following equation:

18.4.4

Synchronous Clock Operation

When synchronous mode is used (UMSEL0 = 1), the XCK pin will be used as either clock input

(Slave) or clock output (Master). The dependency between the clock edges and data sampling

or data change is the same. The basic principle is that data input (on RxD0) is sampled at the

opposite XCK clock edge of the edge the data output (TxD0) is changed.

Figure 18-3.

Synchronous Mode XCK Timing.

The UCPOL0 bit UCRSC selects which XCK clock edge is used for data sampling and which is

used for data change. As Figure 18-3 shows, when UCPOL0 is zero the data will be changed at

rising XCK edge and sampled at falling XCK edge. If UCPOL0 is set, the data will be changed at

falling XCK edge and sampled at rising XCK edge.

18.5

Frame Formats

A serial frame is defined to be one character of data bits with synchronization bits (start and stop

bits), and optionally a parity bit for error checking. The USART accepts all 30 combinations of

the following as valid frame formats:

• 1 start bit

• 5, 6, 7, 8, or 9 data bits

• no, even or odd parity bit

• 1 or 2 stop bits

A frame starts with the start bit followed by the least significant data bit. Then the next data bits,

up to a total of nine, are succeeding, ending with the most significant bit. If enabled, the parity bit

XCK

OSC

-----------

RxD / TxD

XCK

RxD / TxD

XCK

UCPOL = 0

UCPOL = 1

Sample

AT90SCR100 데이터시트(PDF) 235 Page - ATMEL Corporation

AT90SCR100 데이터시트(HTML) 235 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL