전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ATtiny43U 데이터시트(PDF) 123 Page - ATMEL Corporation

부품명 ATtiny43U
상세설명  8-bit Microcontroller with 4K Bytes In-System Programmable Flash and Boost Converter
PDF  182 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ATMEL [ATMEL Corporation]
홈페이지  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATtiny43U 데이터시트(HTML) 123 Page - ATMEL Corporation

Back Button ATtiny43U Datasheet HTML 119Page - ATMEL Corporation ATtiny43U Datasheet HTML 120Page - ATMEL Corporation ATtiny43U Datasheet HTML 121Page - ATMEL Corporation ATtiny43U Datasheet HTML 122Page - ATMEL Corporation ATtiny43U Datasheet HTML 123Page - ATMEL Corporation ATtiny43U Datasheet HTML 124Page - ATMEL Corporation ATtiny43U Datasheet HTML 125Page - ATMEL Corporation ATtiny43U Datasheet HTML 126Page - ATMEL Corporation ATtiny43U Datasheet HTML 127Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 123 / 182 page
background image
123
8048B–AVR–03/09
• Keep analog tracks well away from high-speed switching digital tracks.
• Use the ADC noise canceler function to reduce induced noise from the CPU.
• If any port pin is used as a digital output, it mustn’t switch while a conversion is in progress.
• Place bypass capacitors as close to V
CC and GND pins as possible.
Where high ADC accuracy is required it is recommended to use ADC Noise Reduction Mode, as
described in Section 16.7 on page 121. This is especially the case when system clock frequency
is above 1 MHz, or when the ADC is used for reading the internal temperature sensor. A good
system design with properly placed, external bypass capacitors does reduce the need for using
ADC Noise Reduction Mode
16.10 ADC Accuracy Definitions
An n-bit single-ended ADC converts a voltage linearly between GND and V
REF in 2
n steps
(LSBs). The lowest code is read as 0, and the highest code is read as 2n-1.
Several parameters describe the deviation from the ideal behavior:
• Offset: The deviation of the first transition (0x000 to 0x001) compared to the ideal transition
(at 0.5 LSB). Ideal value: 0 LSB.
Figure 16-9. Offset Error
Output Code
VREF Input Voltage
Ideal ADC
Actual ADC
Offset
Error



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com