| 전자부품 데이터시트 검색엔진 |
|
910GL 데이터시트(PDF) 101 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
910GL 데이터시트(HTML) 101 Page - Intel Corporation |
|
101 / 426 page ![]() MCHBAR Registers R Datasheet 101 5.1.8 C0BNKARC—Channel A DRAM Bank Architecture MMIO Range: MCHBAR Address Offset: 10Eh Default Value: 0000h Access: R/W Size: 16 bits This register is used to program the bank architecture for each Rank. Bit Access & Default Description 15:8 Reserved 7:6 R/W 00b Rank 3 Bank Architecture 00 = 4 Bank. 01 = 8 Bank. 1X = Reserved 5:4 R/W 00b Rank 2 Bank Architecture 00 = 4 Bank. 01 = 8 Bank. 1X = Reserved 3:2 R/W 00b Rank 1 Bank Architecture 00 = 4 Bank. 01 = 8 Bank. 1X = Reserved 1:0 R/W 00b Rank 0 Bank Architecture 00 = 4 Bank. 01 = 8 Bank. 1X = Reserved |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |