| 전자부품 데이터시트 검색엔진 |
|
910GL 데이터시트(PDF) 113 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
910GL 데이터시트(HTML) 113 Page - Intel Corporation |
|
113 / 426 page ![]() EPBAR Registers—Egress Port Register Summary R Datasheet 113 6.1.5 EPLE2A—EP Link Entry 2 Address MMIO Range: EPBAR Address Offset: 068h Default Value: 0000000000008000h Access: RO Size: 64 bits This register provides the second part of a Link Entry that declares an internal link to another Root Complex Element. Bit Access & Default Description 63:28 Reserved 27:20 RO 00h Bus Number 19:15 RO 0 0001b Device Number: Target for this link is PCI Express* x16 port (Device 1). 14:12 RO 000b Function Number 11:0 Reserved § |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |