전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

910GL 데이터시트(PDF) 111 Page - Intel Corporation

부품명 910GL
상세설명  Express Chipset
PDF  426 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INTEL [Intel Corporation]
홈페이지  http://www.intel.com
Logo INTEL - Intel Corporation

910GL 데이터시트(HTML) 111 Page - Intel Corporation

Back Button 910GL Datasheet HTML 107Page - Intel Corporation 910GL Datasheet HTML 108Page - Intel Corporation 910GL Datasheet HTML 109Page - Intel Corporation 910GL Datasheet HTML 110Page - Intel Corporation 910GL Datasheet HTML 111Page - Intel Corporation 910GL Datasheet HTML 112Page - Intel Corporation 910GL Datasheet HTML 113Page - Intel Corporation 910GL Datasheet HTML 114Page - Intel Corporation 910GL Datasheet HTML 115Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 111 / 426 page
background image
EPBAR Registers—Egress Port Register Summary
R
Datasheet
111
6.1.2
EPLE1D—EP Link Entry 1 Description
MMIO Range:
EPBAR
Address Offset:
050h
Default Value:
0100h
Access:
R/WO, RO
Size:
32 bits
This register provides the First part of a Link Entry that declares an internal link to another Root
Complex Element.
Bit
Access
& Default
Description
31:24
RO
01h
Target Port Number: This field specifies the port number associated with the
element targeted by this link entry (DMI). The target port number is with respect to
the component that contains this element as specified by the target component ID.
23:16
R/WO
00h
Target Component ID: This field identifies the physical or logical component that is
targeted by this link entry. A value of 0 is reserved; Component IDs start at 1.
This value is a mirror of the value in the Component ID field of all elements in this
component. The value only needs to be written in one of the mirrored fields and it
will be reflected everywhere that it is mirrored.
15:2
Reserved
1
RO
0b
Link Type: This bit indicates that the link points to memory-mapped space (for
RCRB). The link address specifies the 64-bit base address of the target RCRB.
0
R/WO
0b
Link Valid
0 = Link Entry is not valid and will be ignored.
1 = Link Entry specifies a valid link.
6.1.3
EPLE1A—EP Link Entry 1 Address
MMIO Range:
EPBAR
Address Offset:
058h
Default Value:
0000000000000000h
Access:
R/WO
Size:
64 bits
This register provides the second part of a Link Entry, which declares an internal link to another
Root Complex Element.
Bit
Access &
Default
Description
63:32
Reserved
31:12
R/WO
0 0000h
Link Address: This field provides the memory-mapped base address of the
RCRB that is the target element (DMI) for this link entry.
11:0
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com