 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
MPC5606S 데이터시트(PDF) 72 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5606S 데이터시트(HTML) 72 Page - Freescale Semiconductor, Inc |
|
|
72 / 136 page  MPC5606S Microcontroller Data Sheet, Rev. 6 Freescale Semiconductor 72 3.7.4 Recommended power-up and power-down order Figure 8 shows the recommended order for powering up the power supplies on this device. The 1.2 V regulator output starts after the device’s internal POR (VDDREG HV) is deasserted at approximately 2.7 V on VDDREG. Figure 8. Recommended order for powering up the power supplies CAUTION The voltages VA and VB in Figure 8 must always obey the relation VB VA –0.7V. Otherwise, currents from the 1.2 V supply to the 3.3 V supply may result. Figure 9 shows the recommended order for powering down the power supplies on this device. It is acceptable for the VDD IO HV supply to ramp down faster than the 1.2 V regulator output, even if the latter takes time to discharge the high 40 F capacitance. (The capacitor will ultimately discharge.) VDDREG HV supply VDDREG HV POR (internal) 1.2 V regulator output Soft startup (approx. 200 s) VDD IO HV supply (3–5.5 V) 2.7 V >= 200 s VA VB |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
