| 전자부품 데이터시트 검색엔진 |
|
LPC1547JBD48 데이터시트(PDF) 63 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
LPC1547JBD48 데이터시트(HTML) 63 Page - NXP Semiconductors |
|
63 / 99 page ![]() LPC15XX All information provided in this document is subject to legal disclaimers. © NXP B.V. 2014. All rights reserved. Product data sheet Rev. 1 — 19 February 2014 63 of 99 NXP Semiconductors LPC15xx 32-bit ARM Cortex-M3 microcontroller 11.2 CoreMark data Conditions: VDD = 3.3 V; active mode; all peripherals except one UART and the SCT disabled in the SYSAHBCLKCTRL0/1 register; internal pull-up resistors enabled; BOD disabled. Measured with Keil uVision v.4.73.0.0, C compiler v.5.03.0.76. Fig 25. CoreMark score Conditions: VDD = 3.3 V; Tamb = 25 C; active mode; all peripherals except one UART and the SCT disabled in the SYSAHBCLKCTRL0/1 registers; system clock derived from the IRC; system oscillator disabled; internal pull-up resistors enabled; BOD disabled. Measured with Keil uVision v.4.73.0.0, C compiler v.5.03.0.76. Fig 26. Active mode: CoreMark power consumption IDD aaa-011746 0 12 24 36 48 60 72 2.35 2.4 2.45 2.5 2.55 2.6 2.65 system clock frequency (MHz) CM score CM score CM score efficiency cpu default/low current aaa-011747 0 12 24 36 48 60 72 0 5 10 15 20 25 30 system clock frequency (MHz) IDD DD IDD (mA) (mA) (mA) default cpu efficiency low-current |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |