MT9072AB datasheet(155/275 Pages) ZARLINK

155 / 275 page

MT9072

Data Sheet

155

Zarlink Semiconductor Inc.

F3SVS

(0)

Framer 3 Sync Vector Status. This bit if unmasked is set if any of the bits in the Interrupt Sync

status register(334) for Framer 3 are set. This bit can be masked and will remain low by the

F3SM bit in address 902.

F2HVS

(0)

Framer 2 HDLC Vector Status. This bit if unmasked is set if any of the bits in the Interrupt HDLC

low by the F2HM bit in address 902.

F2EVS

(0)

Framer 2 Elastic Vector Status. This bit if unmasked is set if any of the bits in the Interrupt

Receive Elastic status register(236) or Elastic store status for Framer 2 are set. This bit can be

masked and will remain low by the F2EM bit in address 902.

9F2RVS

(0)

Framer 2 Rx Line Vector Status. This bit if unmasked is set if any of the bits in the Interrupt

Receive Line status register(235) for Framer 2 are set. This bit can be masked and will remain

low by the F2RM bit in address 902.

F2SVS

(0)

Framer 2 Sync Vector Status. This bit if unmasked is set if any of the bits in the Interrupt

Counter status register(234) for Framer 2 are set. This bit can be masked and will remain low by

the F2SM bit in address 902.

7F1HVS

(0)

Framer 1 HDLC Vector Status. This bit if unmasked is set if any of the bits in the Interrupt HDLC

low by the F2HM bit in address 902.

F1EVS

(0)

Framer 1 Elastic Vector Status. This bit if unmasked is set if any of the bits in the Interrupt

Receive Elasitc store register(136) or Elastic store status for Framer 1 are set. This bit can be

masked and will remain low by the F1EM bit in address 902.

5F1RVS

(0)

Framer 1 Rx Line Vector Status. This bit if unmasked is set if any of the bits in the Interrupt

Receive Line status register(135) for Framer 1 are set. This bit can be masked and will remain

low by theF1RM bit in address 902.

F1SVS

(0)

Framer 1 Sync Vector Status. This bit if unmasked is set if any of the bits in the Interrupt Sync

status register(134) for Framer 3 are set. This bit can be masked and will remain low by the

F1SM bit in address 902.

3F0HVS

(0)

Framer 0 HDLC Vector Status. This bit if unmasked is set if any of the bits in the Interrupt HDLC

low by the F0HM bit in address 902.

F0EVS

(0)

Framer 0 Elastic Vector Status. This bit if unmasked is set if any of the bits in the Interrupt

Receive Elasitc store register(036) or Elastic store status for Framer 0 are set. This bit can be

masked and will remain low by the F0EM bit in address 902.

1F0RVS

(0)

Framer 0 Rx Line Vector Status. This bit if unmasked is set if any of the bits in the Interrupt

Receive Line status register(035) for Framer 0 are set. This bit can be masked and will remain

low by the F0RM bit in address 902.

F0SVS

(0)

Framer 0 Sync Vector Status. This bit if unmasked is set if any of the bits in the Interrupt Sync

status register(034) for Framer 0 are set. This bit can be masked and will remain low by the

F0SM bit in address 902.

Bit

Name

Functional Description

Table 124 - Interrupt Vector 1 Status Register (Address 910) (T1) (continued)

MT9072AB 데이터시트(PDF) 155 Page - Zarlink Semiconductor Inc

MT9072AB 데이터시트(HTML) 155 Page - Zarlink Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL