전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MT9072AB 데이터시트(PDF) 193 Page - Zarlink Semiconductor Inc

부품명 MT9072AB
상세설명  Octal T1/E1/J1 Framer
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ZARLINK [Zarlink Semiconductor Inc]
홈페이지  http://www.zarlink.com
Logo ZARLINK - Zarlink Semiconductor Inc

MT9072AB 데이터시트(HTML) 193 Page - Zarlink Semiconductor Inc

Back Button MT9072AB Datasheet HTML 189Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 190Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 191Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 192Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 193Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 194Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 195Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 196Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 197Page - Zarlink Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 193 / 275 page
background image
MT9072
Data Sheet
193
Zarlink Semiconductor Inc.
12
YL
Receive Y-bit Latch. When the Y status bit (register address Y12) toggles from zero to one,
or from one to zero, this status bit is latched to one. This bit is cleared when either this
register, or the interrupt status register (register address Y34) is read.
11
AUXPL
Auxiliary Pattern Latch. When the AUXP status bit (register address Y12) toggles from zero
to one, this status bit is latched to one. This bit is cleared when either this register, or the
interrupt status register (register address Y34) is read.
10
RAIL
Remote Alarm Indication Status Latch. When the RAI (A) status bit (register address Y12
and Y13) toggles from zero to one, or from one to zero, this status bit is latched to one. This
bit is cleared when either this register, or the interrupt status register (register address Y34) is
read.
9AISL
Alarm Indication Status Signal Latch. When the AIS status bit (register address Y12)
toggles from zero to one, or from one to zero, this status bit is latched to one. This bit is
cleared when either this register, or the interrupt status register (register address Y34) is read.
8AIS16L
Alarm Indication Signal 16 Status Latch. When the AIS16 status bit (register address Y12)
toggles from zero to one, or from one to zero, this status bit is latched to one. This bit is
cleared when either this register, or the interrupt status register (register address Y34) is read.
7
LOSSL
Loss of Signal Status Indication Latch. When the LOSS status bit (register address Y12)
toggles from zero to one, or from one to zero, this status bit is latched to one. This bit is
cleared when either this register, or the interrupt status register (register address Y34) is read.
6
RCRC0L Remote CRC-4 and RAI T10 Latch. When the RCRC0 status bit (register address Y10)
toggles from zero to one, this status bit is latched to one. This bit is cleared when either this
register, or the interrupt status register (register address Y34) is read.
5
RCRC1L Remote CRC-4 and RAI T450 Latch. When the RCRC1 status bit (register address Y10)
toggles from zero to one, this status bit is latched to one. This bit is cleared when either this
register, or the interrupt status register (register address Y34) is read.
4CEFSL
Consecutively Errored Frame Alignment Signal Latch. When the CEFS status bit (register
address Y10) toggles from zero to one, this status bit is latched to one. This bit is cleared
when either this register, or the interrupt status register (register address Y34) is read.
3RFAILL
Remote CRC-4 Multiframe Generator/Detector Failure Latch. When the status bit (register
address Y10) toggles from zero to one, this status bit is latched to one. This bit is cleared
when either this register, or the interrupt status register (register address Y34) is read.
2
CSYNCL Receive CRC-4 Synchronization Latch. When the CSYNC status bit (register address Y10)
toggles from zero to one, or from one to zero, this status bit is latched to one. This bit is
cleared when either this register, or the interrupt status register (register address Y34) is read.
1
MSYNCL Receive Multiframe Alignment Latch. When the MSYNC status bit (register address Y10)
toggles from zero to one, or from one to zero, this status bit is latched to one. This bit is
cleared when either this register, or the interrupt status register (register address Y34) is read.
0
BSYNCL Receive Basic Frame Alignment Latch. When the BSYNC status bit (register address Y10)
toggles from zero to one, or from one to zero, this status bit is latched to one. This bit is
cleared when either this register, or the interrupt status register (register address Y34) is read.
Bit
Name
Functional Description
Table 169 - Sync, CRC-4 Remote, Alarms, MAS and Phase Latched Status Register (Address Y24) (E1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com