 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
MT9072AB 데이터시트(PDF) 264 Page - Zarlink Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
MT9072AB 데이터시트(HTML) 264 Page - Zarlink Semiconductor Inc |
|
|
264 / 275 page  MT9072 Data Sheet 264 Zarlink Semiconductor Inc. Figure 65 - Transmit Data Link Pin Timing AC Electrical Characteristics - Transmit Data Link Pin Timing Characteristics Sym. Min. Typ. Max. Units Test Conditions 1 Clock Delay tCD 55 ns 150 pF load on TxDLC 2 Enable Delay tED 55 ns 150 pF load on TxDLC 3Data Setup tDS 100 ns 4Data Hold tDH 50 ns MT9072 Inputs Data tDH tDS ST-BUS Bit Cells 2Mb/s CKi (ST-BUS C4i) 2Mb/s VT TxDL (Input) VT Note 1 - TxDLC output applies for every second frame (FPi) pulse (250 us) only Note 2 - Clock output provided by setting control bit DLCK=1 (register address Y08) Note 3 - Enable output provided by clearing control bit DLCK=0 (register address Y08) tED tED TxDLC - Note 3 (Output) VT VT tCD tCD TxDLC - Note 2 (Output) ST-BUS Bit Cells 8Mb/s CKi (ST-BUS C16i) 8Mb/s VT |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
