 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
MT9072AB 데이터시트(PDF) 266 Page - Zarlink Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
MT9072AB 데이터시트(HTML) 266 Page - Zarlink Semiconductor Inc |
|
|
266 / 275 page  MT9072 Data Sheet 266 Zarlink Semiconductor Inc. Figure 67 - Receive Basic Frame and E4o Timing AC Electrical Characteristics - Receive Basic Frame and E4o Timing Characteristics Sym. Min. Typ. Max. Units Test Conditions 1 Basic Frame Output Delay tBD 30 115 ns 150 pF load on RxBF 2 Clock Delay tCD 55 ns 150 pF load on RxDLC 3E4o Clock High Width tE4HW 50 200 ns 150 pF load on RxDLC 3E4o Clock Low Width tE4LW 25 75 ns 150 pF load on RxDLC VT Timeslot 31 Bit 8 Timeslot 0 Bit 1 VT RxBF (Output) E2i Input RXDL PCM 30 Bit Cells E4o - Note 1 (RxDLC Pin) Output tCD tCD Note 1 - The E4o signal is output at the RxDLC Pin when the E4CK control bit (address Y08) is set to one. Note 2 - The PCM Timeslots are referred to RXDL Output which is delayed 4 bits from the RPOS/RNEG input. Note3- The E4o Clock(RXDLC Output) is not a 50% duty cycle clock, it will be low for 25 % and high for 75% of the 4.096 MHz clock VT tE4HW tE4LW tBD t BD |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
