| 전자부품 데이터시트 검색엔진 |
|
LAN9250 데이터시트(PDF) 38 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN9250 데이터시트(HTML) 38 Page - Microchip Technology |
|
38 / 421 page ![]() LAN9250 DS00001913A-page 38 2015 Microchip Technology Inc. 6.2 Resets The device provides multiple hardware and software reset sources, which allow varying levels of the device to be reset. All resets can be categorized into three reset types as described in the following sections: • Chip-Level Resets - Power-On Reset (POR) - RST# Pin Reset • Multi-Module Resets - DIGITAL RESET (DIGITAL_RST) • Single-Module Resets - PHY Reset - Host MAC Sub-System Reset - 1588 Reset The device supports the use of configuration straps to allow automatic custom configurations of various device param- eters. These configuration strap values are set upon de-assertion of all chip-level resets and can be used to easily set the default parameters of the chip at power-on or pin (RST#) reset. Refer to Section 6.3, "Power Management," on page 44 for detailed information on the usage of these straps. Table 6-1 summarizes the effect of the various reset sources on the device. Refer to the following sections for detailed information on each of these reset types. TABLE 6-1: RESET SOURCES AND AFFECTED DEVICE FUNCTIONALITY Module/ Functionality POR RST# Pin Digital Reset 25 MHz Oscillator (1) Voltage Regulators (2) Host MAC sub-system XX X PHY XX PHY Common (3) Voltage Supervision (3) PLL (3) 1588 Clock / Event Gen. XX X 1588 Timestamp Unit 0 XX X 1588 Timestamp Unit 1 XX X 1588 Timestamp Unit 2 XX X SPI/SQI Slave XX X Host Bus Interface XX X Power Management XX X Device EEPROM Loader XX X I2C Master XX X GPIO/LED Controller XX X General Purpose Timer XX X Free Running Counter XX X System CSR XX X Config. Straps Latched YES YES NO(4) EEPROM Loader Run YES YES YES Reload Host MAC Addr. (5)(5)(5) Tristate Output Pins( 6) YES YES Note 1: POR is performed by the XTAL voltage regulator, not at the system level 2: POR is performed internal to the voltage regulators 3: POR is performed internal to the PHY 4: Strap inputs are not re-latched, however Soft-straps are returned to their previously latched pin defaults before they are potentially updated by the EEPROM values. 5: Part of EEPROM loading 6: Only those output pins that are used for straps |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |