STM8S datasheet(301/467 Pages) STMICROELECTRONICS

301 / 467 page

DocID14587 Rev 14

301/467

RM0016

Inter-integrated circuit (I2C) interface

319

EV9: ADD10= 1, cleared by reading SR1 register followed by writing DR register.

2. EV5, EV6 and EV9 events stretch SCL low until the end of the corresponding software sequence.

3. EV6_3 software sequence must be completed before the ACK pulse of the current byte transfer.

21.4.3

Error conditions

The following are the error conditions which may cause communication to fail.

Bus error (BERR)

This error occurs when the I2C interface detects an external stop or a start condition during

an address or data transfer. In this case:

•

The BERR bit is set and an interrupt is generated if the ITERREN bit is set

•

In the case of the slave: data are discarded and the lines are released by hardware:

–

In the case of a misplaced start, the slave considers it is a restart and waits for an

address or a stop condition.

–

In the case of a misplaced stop, the slave reacts in the same way as for a stop

condition and the lines are released by hardware.

•

In the case of the master: the lines are not released and there is no effect in the state of

the current transmission: software can decide if it wants to abort the current

transmission or not.

Acknowledge failure (AF)

This error occurs when the interface detects a non-acknowledge bit. In this case,

•

The AF bit is set and an interrupt is generated if the ITERREN bit is set

•

A transmitter which receives a NACK must reset the communication:

–

If slave: Lines are released by hardware

–

If master: A stop condition or repeated start must be generated by software

Arbitration lost (ARLO)

This error occurs when the I2C interface detects an arbitration lost condition. In this case,

•

The ARLO bit is set by hardware (and an interrupt is generated if the ITERREN bit is

set).

•

The I2C interface goes automatically back to slave mode (the MSL bit is cleared)

•

When the I²C loses the arbitration, it is not able to acknowledge its slave address in the

same transfer, but it can acknowledge it after a repeated start from the master.

•

Lines are released by hardware

STM8S 데이터시트(PDF) 301 Page - STMicroelectronics

STM8S 데이터시트(HTML) 301 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL