| 전자부품 데이터시트 검색엔진 |
|
VR4102 데이터시트(PDF) 48 Page - NEC |
|
|
|||||||||||||||||||||||||||||
VR4102 데이터시트(HTML) 48 Page - NEC |
|
48 / 701 page ![]() CHAPTER 1 INTRODUCTION 48 Figure 1-6. Little-Endian Byte Ordering in Double Word Data 16 23 0 31 32 87 63 8 0 Lower address Higher address Double word address Half word 22 15 14 7 6 21 20 13 12 5 4 19 18 11 10 3 2 17 16 9 8 1 0 16 15 Word Byte Remarks 1. The lowest byte is the lowest address. 2. The address of word data is specified by the lowest byte’s address. The CPU uses following byte boundaries for halfword, word, and doubleword accesses: — Halfword: An even byte boundary (0, 2, 4...) — Word: A byte boundary divisible by four (0, 4, 8...) — Doubleword: A byte boundary divisible by eight (0, 8, 16...) The following special instructions to load and store data that are not aligned on 4-byte (word) or 8-byte (doubleword) boundaries: LWL LWR SWL SWR LDL LDR SDL SDR These instructions are used in pairs to provide an access to misaligned data. Accessing misaligned data incurs one additional instruction cycle over that required for accessing aligned data. Figure 1-7 shows the access of a misaligned word that has byte address 3 for the little-endian conventions. Figure 1-7. Misaligned Word Accessing (Little-Endian) 5 6 4 0 15 16 8 23 24 7 31 3 Lower address Higher address Bit No. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |