 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
VR4102 데이터시트(PDF) 97 Page - NEC |
|
|
|||||||||||||||||||||||||||||
VR4102 데이터시트(HTML) 97 Page - NEC |
|
|
97 / 701 page  CHAPTER 3 CPU INSTRUCTION SET SUMMARY 97 Table 3-18. Special Instruction (Extended ISA) (2/2) Instruction Format and Description Trap If Greater Than Or Equal Immediate TGEI rs, immediate The contents of register rs are compared with 16-bit sign-extended immediate data, treating both operands as signed integers. If the contents of register rs are greater than or equal to 16-bit sign- extended immediate data, an exception occurs. Trap If Greater Than Or Equal Immediate Unsigned TGEIU rs, immediate The contents of register rs are compared with 16-bit zero-extended immediate data, treating both operands as unsigned integers. If the contents of register rs are greater than or equal to 16-bit sign- extended immediate data, an exception occurs. Trap If Less Than Immediate TLTI rs, immediate The contents of register rs are compared with 16-bit sign-extended immediate data, treating both operands as signed integers. If the contents of register rs are less than 16-bit sign-extended immediate data, an exception occurs. Trap If Less Than Immediate Unsigned TLTIU rs, immediate The contents of register rs are compared with 16-bit zero-extended immediate data, treating both operands as unsigned integers. If the contents of register rs are less than 16-bit sign-extended immediate data, an exception occurs. Trap If Equal Immediate TEQI rs, immediate If the contents of register rs and immediate data are equal, an exception occurs. Trap If Not Equal Immediate TNEI rs, immediate If the contents of register rs and immediate data are not equal, an exception occurs. 3.2.5 System Control Coprocessor (CP0) Instructions System control coprocessor (CP0) instructions perform operations specifically on the CP0 registers to manipulate the memory management and exception handling facilities of the processor. Table 3-19. System Control Coprocessor (CP0) Instructions (1/2) Instruction Format and Description Move To System Control Coprocessor MTC0 rt, rd The word data of general-purpose register rt in the CPU are loaded into general-purpose register rd in the CP0. Move From System Control Coprocessor MFC0 rt, rd The word data of general-purpose register rd in the CP0 are loaded into general-purpose register rt in the CPU. Doubleword Move To System Control Coprocessor 0 DMTC0 rt, rd The doubleword data of general-purpose register rt in the CPU are loaded into general-purpose register rd in the CP0. Doubleword Move From System Control Coprocessor 0 DMFC0 rt, rd The doubleword data of general-purpose register rd in the CP0 are loaded into general-purpose register rt in the CPU. REGIMM immediate rs sub COP0 sub rt 0 rd |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
