 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
VR4102 데이터시트(PDF) 124 Page - NEC |
|
|
|||||||||||||||||||||||||||||
VR4102 데이터시트(HTML) 124 Page - NEC |
|
|
124 / 701 page  CHAPTER 5 MEMORY MANAGEMENT SYSTEM 124 5.2.6 Supervisor-mode Virtual Addressing Supervisor mode is designed for layered operating systems in which a true kernel runs in Kernel mode, and the rest of the operating system runs in Supervisor mode. All of the suseg, sseg, xsuseg, xsseg, and csseg spaces are referenced via TLB. Whether cache can be used or not is determined by bit C of each page’s TLB entry. The processor operates in Supervisor mode when the Status register contains the following bit-values: — KSU = 01 — EXL = 0 — ERL = 0 In conjunction with these bits, the SX bit in the Status register selects 32- or 64-bit Supervisor mode addressing: — When SX = 0, 32-bit supervisor space is selected. — When SX = 1, 64-bit supervisor space is selected. Table 5-2 lists the characteristics of the Supervisor mode segments. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
