 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
HCS08 데이터시트(PDF) 239 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HCS08 데이터시트(HTML) 239 Page - NXP Semiconductors |
|
|
239 / 316 page  Chapter 16 Timer Pulse-Width Modulator (S08TPMV3) MC9S08SG8 MCU Series Data Sheet, Rev. 8 Freescale Semiconductor 239 • In edge- or center- aligned modes, the Channel Value register (TPMxCnV) registers only update when the timer changes from TPMMOD-1 to TPMMOD, or in the case of a free running timer from 0xFFFE to 0xFFFF. • Also, when configuring the TPM modules, it is best to write to TPMxSC before TPMxCnV as a write to TPMxSC resets the coherency mechanism on the TPMxCnV registers. Table 16-3. Migrating to TPMV3 Considerations When... Action / Best Practice Writing to the Channel Value Register (TPMxCnV) register... Timer must be in Input Capture mode. Updating the Channel Value Register (TPMxCnV) register in edge-aligned or center-aligned modes... Only occurs when the timer changes from TPMMOD-1 to TPMMOD (or in the case of a free running timer, from 0xFFFE to 0xFFFF). Reseting the coherency mechanism for the Channel Value Register (TPMxCnV) register... Write to TPMxSC. Configuring the TPM modules... Write first to TPMxSC and then to TPMxCnV register. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
