전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8308CVMADDA 데이터시트(PDF) 56 Page - NXP Semiconductors

부품명 MPC8308CVMADDA
상세설명  MPC8308 PowerQUICC II Pro Processor Hardware Specification
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC8308CVMADDA 데이터시트(HTML) 56 Page - NXP Semiconductors

Back Button MPC8308CVMADDA Datasheet HTML 52Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 53Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 54Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 55Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 56Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 57Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 58Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 59Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 60Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 95 page
background image
MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 4
56
Freescale Semiconductor
GPIO
17 GPIO
This section describes the DC and AC electrical specifications for the GPIO of MPC8308
17.1
GPIO DC Electrical Characteristics
This table provides the DC electrical characteristics for the GPIO.
17.2
GPIO AC Timing Specifications
This table provides the GPIO input and output AC timing specifications.
This figure provides the AC test load for the GPIO.
Figure 48. GPIO AC Test Load
Table 47. GPIO DC Electrical Characteristic
Characteristic
Symbol
Condition
Min
Max
Unit
Output high voltage
VOH
IOH =–8.0mA
2.4
—
V
Output low voltage
VOL
IOL =8.0 mA
—
0.5
V
Output low voltage
VOL
IOL =3.2 mA
—
0.4
V
Input high voltage
VIH
—2.1
NVDD +0.3
V
Input low voltage
VIL
—–0.3
0.8
V
Input current
IIN
0V
 V
IN  NVDD
—
± 5
A
Table 48. GPIO Input AC Timing Specifications
Characteristic
Symbol1
Min
Unit
GPIO inputs—minimum pulse width
tPIWID
20
ns
Note:
1. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized
before use by any external synchronous logic. GPIO inputs are required to be valid for at least tPIWID ns to
ensure proper operation.
Output
Z0 = 50 
NVDD/2
RL = 50 



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com