전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8308CVMADDA 데이터시트(PDF) 8 Page - NXP Semiconductors

부품명 MPC8308CVMADDA
상세설명  MPC8308 PowerQUICC II Pro Processor Hardware Specification
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC8308CVMADDA 데이터시트(HTML) 8 Page - NXP Semiconductors

Back Button MPC8308CVMADDA Datasheet HTML 4Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 5Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 6Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 7Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 8Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 9Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 10Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 11Page - NXP Semiconductors MPC8308CVMADDA Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 95 page
background image
MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 4
8
Freescale Semiconductor
RESET initialization
Table 9. RTC_PIT_CLOCK AC Timing Specifications
5
RESET initialization
This section describes the DC and AC electrical specifications for the reset initialization timing and
electrical requirements of the device.
5.1
RESET DC electrical characteristics
This table provides the DC electrical characteristics for the RESET pins.
Table 8. SYS_CLK_IN AC Timing Specifications
Parameter/
Symbol
Min
Typ
Max
Unit
Notes
SYS_CLK_IN frequency
fSYS_CLK_IN
24
—
66.67
MHz
1, 6
SYS_CLK_IN period
tSYS_CLK_IN
15
—
41.67
ns
—
SYS_CLK_IN rise and fall time
tKH, tKL
0.6
1.2
ns
2
SYS_CLK_IN duty cycle
tKHK/tSYS_CLK_IN
40
—
60
%
3
SYS_CLK_IN jitter
—
—
—
±150
ps
4, 5
Notes:
1.
Caution: The system and core must not exceed their respective maximum or minimum operating frequencies.
2. Rise and fall times for SYS_CLK_IN are measured at 0.4 and 2.7 V.
3. Timing is guaranteed by design and characterization.
4. This represents the total input jitter—short term and long term—and is guaranteed by design.
5. The SYS_CLK_IN driver’s closed loop jitter bandwidth should be <500 kHz at –20 dB. The bandwidth must be set low to
allow cascade-connected PLL-based devices to track SYS_CLK_IN drivers with the specified jitter.
6. Spread spectrum is allowed up to 1% down-spread @ 33 kHz (max rate).
Parameter/
Symbol
Min
Typ
Max
Unit
Notes
RTC_PIT_CLOCK frequency
fRTC_PIT_CLOCK
1
32768
—
Hz
—
RTC_PIT_CLOCK rise and fall time
tRTCH, tRTCL
1.5
—
3
s—
RTC_PIT_CLOCK duty cycle
tRTCHK/tRTC_PIT_CLO
CK
45
—
55
%
—
Table 10. RESET Pins DC Electrical Characteristics
Characteristic
Symbol
Condition
Min
Max
Unit
Input high voltage
VIH
—2.0
NVDD +0.3
V
Input low voltage
VIL
—–0.3
0.8
V
Input current
IIN
0 V
 V
IN NVDD
±5
A
Output high voltage
VOH
IOH = –8.0 mA
2.4
—
V
Output low voltage
VOL
IOL = 8.0 mA
—
0.5
V
Output low voltage
VOL
IOL = 3.2 mA
—
0.4
V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com