전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC821 데이터시트(PDF) 207 Page - NXP Semiconductors

부품명 MPC821
상세설명  Design Specification
PDF  242 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC821 데이터시트(HTML) 207 Page - NXP Semiconductors

Back Button MPC821 Datasheet HTML 203Page - NXP Semiconductors MPC821 Datasheet HTML 204Page - NXP Semiconductors MPC821 Datasheet HTML 205Page - NXP Semiconductors MPC821 Datasheet HTML 206Page - NXP Semiconductors MPC821 Datasheet HTML 207Page - NXP Semiconductors MPC821 Datasheet HTML 208Page - NXP Semiconductors MPC821 Datasheet HTML 209Page - NXP Semiconductors MPC821 Datasheet HTML 210Page - NXP Semiconductors MPC821 Datasheet HTML 211Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 207 / 242 page
background image
Support Information
MOTOROLA
MPC860TFADS Daughter Board Design Specification—Rev 0.1
31
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
49
GND
50
51
52
BADDR30
I/O,X
Burst Address Line 30. Dedicated for external master support.
Used to generate Burst address during external master burst
cycles. Pulled - up but otherwise unused on the FADS.
53
GND
54
ALE_A
I, H
Address Latch Enable for PCMCIA slot A. Latches address in
external latches at the beginning of access to a PC-Card.
55
GND
56
BADDR29
I/O,X
Burst Address Line 29. Dedicated for external master support.
Used to generate Burst address during external master burst
cycles. Pulled - up but otherwise unused on the FADS.
57
GND
58
AS~
I/O, L
Asynchronous external master Address Strobe signal. When
asserted (L) by the external master, the MPC recognizes an
asynchronous cycle in progress. Pulled - up but otherwise unused
on the FADS.
59
GND
60
MODCK1
I/O
OP2/MODCK1/STS~. PCMCIA Output Port 2 or Mode Clock 1
input or Special Transfer Start output. Used at Power-On reset as
MODCK1. For MPC823 or MPC850 daughter boards configured
afterwards as a OP2 for all other daughter boards configured
afterwards as STS~.
61
GND
62
RESETA
I,H
PC-Card reset signal.
63
GND
64
65
66
BADDR28
I/O,X
Burst Address Line 28. Dedicated for external master support.
Used to generate Burst address during external master burst
cycles. Pulled - up but otherwise unused on the FADS.
67
GND
68
TEXP
X,X
MPC Timer Expired. Not used on the FADS.
69
GND
70
WAIT_B~
I/O, L
This signal is PCMCIA slot B wait signal. Pulled-up but otherwise
not used on the FADS.
71
GND
TABLE 5-10. PM2 Interconnect Signals
Pin No.
Signal Name
Attribute
Description
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com