전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LXT971ABC 데이터시트(PDF) 32 Page - Intel Corporation

부품명 LXT971ABC
상세설명  3.3V Dual-Speed Fast Ethernet PHY Transceiver
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INTEL [Intel Corporation]
홈페이지  http://www.intel.com
Logo INTEL - Intel Corporation

LXT971ABC 데이터시트(HTML) 32 Page - Intel Corporation

Back Button LXT971ABC Datasheet HTML 28Page - Intel Corporation LXT971ABC Datasheet HTML 29Page - Intel Corporation LXT971ABC Datasheet HTML 30Page - Intel Corporation LXT971ABC Datasheet HTML 31Page - Intel Corporation LXT971ABC Datasheet HTML 32Page - Intel Corporation LXT971ABC Datasheet HTML 33Page - Intel Corporation LXT971ABC Datasheet HTML 34Page - Intel Corporation LXT971ABC Datasheet HTML 35Page - Intel Corporation LXT971ABC Datasheet HTML 36Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 90 page
background image
LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver
32
Datasheet
Document #: 249414
Revision #: 002
Rev. Date: August 7, 2002
3.6
MII Operation
The LXT971A device implements the Media Independent Interface (MII) as defined in the IEEE
802.3 standard. Separate channels are provided for transmitting data from the MAC to the
LXT971A (TXD), and for passing data received from the line (RXD) to the MAC. Each channel
has its own clock, data bus, and control signals. Nine signals are used to pass received data to the
MAC: RXD<3:0>, RX_CLK, RX_DV, RX_ER, COL, and CRS. Seven signals are used to transmit
data from the MAC: TXD<3:0>, TX_CLK, TX_EN, and TX_ER.
The LXT971A supplies both clock signals as well as separate outputs for carrier sense and
collision. Data transmission across the MII is normally implemented in 4-bit-wide nibbles.
3.6.1
MII Clocks
The LXT971A is the master clock source for data transmission and supplies both MII clocks
(RX_CLK and TX_CLK). It automatically sets the clock speeds to match link conditions. When
the link is operating at 100 Mbps, the clocks are set to 25 MHz. When the link is operating at 10
Mbps, the clocks are set to 2.5 MHz. Figures 10 through 12 show the clock cycles for each mode.
The transmit data and control signals must always be synchronized to TX_CLK by the MAC. The
LXT971A samples these signals on the rising edge of TX_CLK.
Figure 9. Link Establishment Overview
Check Value
0.12
Start
Done
Enable
Auto-Neg/Parallel Detection
Go To Forced
Settings
Attempt Auto-
Negotiation
Listen for 10T
Link Pulses
Listen for 100TX
Idle Symbols
Link Up?
NO
YES
Power-Up, Reset,
Waking up from
Sleep mode, or
Link Failure
Disable
Auto-Negotiation
0.12 = 0
0.12 = 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com