LXT971ABC datasheet(47/90 Pages) INTEL

47 / 90 page

LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver

Datasheet

Document #: 249414

Revision #: 002

Rev. Date: August 7, 2002

Table 12. BSR Mode of Operation

Mode

Description

1Capture

2Shift

Update

System Function

Table 13. Supported JTAG Instructions

Name

Code

Description

Mode

Data Register

EXTEST

1111 1111 1110 1000

External Test

Test

BSR

IDCODE

1111 1111 1111 1110

ID Code Inspection

Normal

ID REG

SAMPLE

1111 1111 1111 1000

Sample Boundary

Normal

BSR

HIGHZ

1111 1111 1100 1111

Force Float

Normal

Bypass

CLAMP

1111 1111 1110 1111

Control Boundary to 1/0

Test

Bypass

BYPASS

1111 1111 1111 1111

Bypass Scan

Normal

Bypass

Table 14. Device ID Register

31:28

27:12

11:8

7:1

Version2

Part ID (hex)

Jedec Continuation Characters

JEDEC ID1

Reserved

XXXX

03CB

0000

111 1110

1. The JEDEC IS is an 8-bit identifier. The MSB is for parity and is ignored. Intel’s JEDEC ID is FE

(1111 1110), which becomes 111 1110.

2. See the LXT971A/972A Specification Update (document number 249354) for the current version of the

Jedec continuation characters.

LXT971ABC 데이터시트(PDF) 47 Page - Intel Corporation

LXT971ABC 데이터시트(HTML) 47 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

데이터시트 다운로드

링크 URL