 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
UPD17062 데이터시트(PDF) 232 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
UPD17062 데이터시트(HTML) 232 Page - Renesas Technology Corp |
|
|
232 / 298 page  230 µPD17062 (2) PLL unlock FF delay control register (PLULSEN) When the unlock FF disable mode is selected, the unlock FF remains set. So, note that if the PLL unlock FF judge register checks the unlock FF in the unlock FF disable mode, it always appears to be unlocked (PLLUL flag = 1). Fig. 18-8 Configuration and Functions of the PLL Unlock FF Delay Control Register (PLULSEN) P L U L S E N 3 Register Flag symbol b3 b2 b1 b0 P L U L S E N 1 P L U L S E N 0 32H R/W Address Read/write 0 Power-on Clock stop CE 00 0 01 10 11 1.25-1.5 s or more 3.5-3.75 s or more 0.25-0.5 s or more Unlock FF disabled (Always to be set) 00 00 Hold Sets the delay time between the reference (fr) and division frequency (fN) signals, which is necessary to set the unlock FF. Fixed to 0. PLL unlock FF delay control (PLULSEN) Hold P L U L S E N 2 µ µ µ |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
