전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AVR32AP 데이터시트(PDF) 33 Page - ATMEL Corporation

부품명 AVR32AP
상세설명  32-bit AVR Microcontroller
PDF  181 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ATMEL [ATMEL Corporation]
홈페이지  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AVR32AP 데이터시트(HTML) 33 Page - ATMEL Corporation

Back Button AVR32AP Datasheet HTML 29Page - ATMEL Corporation AVR32AP Datasheet HTML 30Page - ATMEL Corporation AVR32AP Datasheet HTML 31Page - ATMEL Corporation AVR32AP Datasheet HTML 32Page - ATMEL Corporation AVR32AP Datasheet HTML 33Page - ATMEL Corporation AVR32AP Datasheet HTML 34Page - ATMEL Corporation AVR32AP Datasheet HTML 35Page - ATMEL Corporation AVR32AP Datasheet HTML 36Page - ATMEL Corporation AVR32AP Datasheet HTML 37Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 181 page
background image
33
32001A–AVR32–06/06
AVR32
privileged memory protection region. In a segmented AVR32B system, some segments of the
virtual memory space may be better suited than others for holding event handlers. This is due to
differences in translateability and cacheability between segments. A cacheable, non-translated
segment may offer the best performance for event handlers, as this will eliminate any TLB
misses and speed up instruction fetch. The user may also consider to lock the event handlers in
the instruction cache.
If several events occur on the same instruction, they are handled in a prioritized way. The priority
ordering is presented in Table 3-2. If events occur on several instructions at different locations in
the pipeline, the events on the oldest instruction are always handled before any events on any
younger instruction, even if the younger instruction has events of higher priority than the oldest
instruction. An instruction B is younger than an instruction A if it was sent down the pipeline later
than A.
The addresses and priority of simultaneous events are shown in Table 3-2 on page 34
The interrupt system requires that an interrupt controller is present outside the core in order to
prioritize requests and generate a correct offset if more than one interrupt source exists for each
priority level. An interrupt controller generating different offsets depending on interrupt request
source is referred to as autovectoring. Note that the interrupt controller should generate
autovector addresses that do not conflict with addresses in use by other events or regular pro-
gram code.
The addresses of the interrupt routines are calculated by adding the address on the autovector
offset bus to the value of the Exception Vector Base Address (EVBA). In AVR32 AP, the actual
autovector address is formed by bitwise OR-ing the autovector offset to EVBA. Using bitwise-OR
instead of an adder saves hardware. The programmer must consider this when setting up
EVBA.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com