AVR32AP datasheet(46/181 Pages) ATMEL

46 / 181 page

32001A–AVR32–06/06

AVR32

3.12

Interrupt latencies

The following features in AVR32 AP ensure low and deterministic interrupt latency:

• Four different interrupt levels and an NMI ensures that the user can efficiently prioritize the

interrupt sources.

• Interrupts are autovectored, allowing the CPU to jump directly to the interrupt handler.

• A shadowed interrupt context for INT3 is provided so that critical interrupt handlers can start

directly without having to stack registers.

• Interrupt handler code can be locked in the icache, and the corresponding page table

information can be locked in the TLB.

The following calculations makes the following assumptions:

• The interrupt handler code is present in the icache and fetching handler instructions does not

cause any MMU exceptions.

• The pending interrupt is of higher priority than any executing interrupts, so that it can be

handled immediately.

• Any instructions in DA or D do not cause a cache miss. Any interrupts will wait until

instructions in DA or D have left these pipeline stages. If the instruction in DA or D cause a

cache miss, the time for the cache line to be loaded so that the instruction can complete will

depend on the timing of the memory the data will be loaded from. Any time spent reloading a

cache line must be added to the maximum interrupt latency calculated below.

3.12.1

Maximum interrupt latency

The maximum interrupt latency occurs when a long-running instruction is present in DA. Any

instruction must have left DA and D before interrupt handling will commence. The latency can be

calculated as follows:

3.12.2

Minimum interrupt latency

The maximum interrupt latency can be calculated as follows:

Table 3-4.

Maximum interrupt latency

Source

Delay

Wait for the slowest instruction (ldm/stm) to leave DA and D

Wait for autovector target instruction to be fetched

TOTAL

Table 3-5.

Maximum interrupt latency

Source

Delay

DA and D are empty

Wait for autovector target instruction to be fetched

TOTAL

AVR32AP 데이터시트(PDF) 46 Page - ATMEL Corporation

AVR32AP 데이터시트(HTML) 46 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL