| 전자부품 데이터시트 검색엔진 |
|
ADC3683 데이터시트(PDF) 50 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADC3683 데이터시트(HTML) 50 Page - Texas Instruments |
|
50 / 70 page ![]() 8.5.2 Layout Example The following screen shot shows the top layer of the ADC3683EVM (QFN package). The same layout recommendation apply to the device. • Signal and clock inputs are routed as differential signals on the top layer avoiding vias. • SLVDS output interface lanes are routed differential and length matched • Bypass caps are close to the VREF pin on the top layer avoiding vias. SLVDS routed tightly coupled and length matched Bypass caps on VREF close to the pins and no vias Analog inputs on top layer (no vias) Clock routing without vias Figure 8-10. Layout example: top layer of ADC3683EVM ADC3683-SP SBASAB5 – MARCH 2024 www.ti.com 50 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated Product Folder Links: ADC3683-SP |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |