전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ADC3683 데이터시트(PDF) 65 Page - Texas Instruments

Click here to check the latest version.
부품명 ADC3683
상세설명  ADC3683-SP Space Grade 18-Bit 1 to 65MSPS, Low Noise, Ultra-low Power Dual Channel ADC
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

ADC3683 데이터시트(HTML) 65 Page - Texas Instruments

Back Button ADC3683 Datasheet HTML 61Page - Texas Instruments ADC3683 Datasheet HTML 62Page - Texas Instruments ADC3683 Datasheet HTML 63Page - Texas Instruments ADC3683 Datasheet HTML 64Page - Texas Instruments ADC3683 Datasheet HTML 65Page - Texas Instruments ADC3683 Datasheet HTML 66Page - Texas Instruments ADC3683 Datasheet HTML 67Page - Texas Instruments ADC3683 Datasheet HTML 68Page - Texas Instruments ADC3683 Datasheet HTML 69Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 70 page
background image
Figure 9-24. Register 0x61..0x88
7
6
5
4
3
2
1
0
OUTPUT BIT MAPPER CHB
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 9-28. Register 0x61..0x88 Field Descriptions
Bit
Field
Type
Reset
Description
7-0
OUTPUT BIT MAPPER CHB
R/W
0
These registers are used to reorder the output data bus. See the
Section 7.3.5.3 on how to program it.
Figure 9-25. Register 0x8F
7
6
5
4
3
2
1
0
0
0
0
0
0
0
FORMAT A
0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 9-29. Register 0x8F Field Descriptions
Bit
Field
Type
Reset
Description
7-2
0
R/W
0
Must write 0
1
FORMAT A
R/W
0
This bit sets the output data format for channel A.
0: 2s complement
1: Offset binary
0
0
R/W
0
Must write 0
Figure 9-26. Register 0x92
7
6
5
4
3
2
1
0
0
0
0
0
0
0
FORMAT B
0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 9-30. Register 0x92 Field Descriptions
Bit
Field
Type
Reset
Description
7-2
0
R/W
0
Must write 0
1
FORMAT B
R/W
0
This bit sets the output data format for channel B.
0: 2s complement
1: Offset binary
0
0
R/W
0
Must write 0
Figure 9-27. Register 0x244
7
6
5
4
3
2
1
0
0
0
DCLKIN Vcm
0
0
0
0
0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 9-31. Register 0x244 Field Descriptions
Bit
Field
Type
Reset
Description
7-6
0
R/W
0
Must write 0
5
DCLKIN Vcm
R/W
0
This bit sets the common mode source for DCLKIN.
0: Must supply external DCLKIN Vcm
1:DCLKIN Vcm is based internally to 1.2V
4-0
0
R/W
0
Must write 0
www.ti.com
ADC3683-SP
SBASAB5 – MARCH 2024
Copyright © 2024 Texas Instruments Incorporated
Submit Document Feedback
65
Product Folder Links: ADC3683-SP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com