| 전자부품 데이터시트 검색엔진 |
|
MPC8555CPXAPF 데이터시트(PDF) 30 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8555CPXAPF 데이터시트(HTML) 30 Page - Freescale Semiconductor, Inc |
|
30 / 88 page ![]() MPC8555E PowerQUICC™ III Integrated Communications Processor Hardware Specifications, Rev. 4 30 Freescale Semiconductor Ethernet: Three-Speed, MII Management 8.2.5 RGMII and RTBI AC Timing Specifications Table 26 presents the RGMII and RTBI AC timing specifications. Table 26. RGMII and RTBI AC Timing Specifications At recommended operating conditions with LVDD of 2.5 V ± 5%. Parameter/Condition Symbol 1 Min Typ Max Unit Data to clock output skew (at transmitter) tSKRGT 5 –500 0 500 ps Data to clock input skew (at receiver) 2 tSKRGT 1.0 — 2.8 ns Clock cycle duration 3 tRGT 6 7.2 8.0 8.8 ns Duty cycle for 1000Base-T 4 tRGTH/tRGT 6 45 50 55 % Duty cycle for 10BASE-T and 100BASE-TX 3 tRGTH/tRGT 6 40 50 60 % Rise and fall times tRGTR 6,7 , tRGTF 6,7 — — 0.75 ns Notes: 1. Note that, in general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of tRGT represents the TBI (T) receive (RX) clock. Note also that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT). 2. The RGMII specification requires that PC board designer add 1.5 ns or greater in trace delay to the RX_CLK in order to meet this specification. However, as stated above, this device will function with only 1.0 ns of delay. 3. For 10 and 100 Mbps, tRGT scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively. 4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three tRGT of the lowest speed transitioned between. 5. Guaranteed by characterization. 6. Guaranteed by design. 7. Signal timings are measured at 0.5 V and 2.0 V voltage levels. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |