| 전자부품 데이터시트 검색엔진 |
|
MPC8555CPXAPF 데이터시트(PDF) 9 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8555CPXAPF 데이터시트(HTML) 9 Page - Freescale Semiconductor, Inc |
|
9 / 88 page ![]() MPC8555E PowerQUICC™ III Integrated Communications Processor Hardware Specifications, Rev. 4 Freescale Semiconductor 9 Electrical Characteristics 2.1 Overall DC Electrical Characteristics This section covers the ratings, conditions, and other characteristics. 2.1.1 Absolute Maximum Ratings Table 1 provides the absolute maximum ratings. Table 1. Absolute Maximum Ratings 1 Characteristic Symbol Max Value Unit Notes Core supply voltage VDD –0.3 to 1.32 0.3 to 1.43 (for 1 GHz only) V PLL supply voltage AVDD –0.3 to 1.32 0.3 to 1.43 (for 1 GHz only) V DDR DRAM I/O voltage GVDD –0.3 to 3.63 V Three-speed Ethernet I/O, MII management voltage LVDD –0.3 to 3.63 –0.3 to 2.75 V CPM, PCI, local bus, DUART, system control and power management, I2C, and JTAG I/O voltage OVDD –0.3 to 3.63 V 3 Input voltage DDR DRAM signals MVIN –0.3 to (GVDD + 0.3) V 2, 5 DDR DRAM reference MVREF –0.3 to (GVDD + 0.3) V 2, 5 Three-speed Ethernet signals LVIN –0.3 to (LVDD + 0.3) V 4, 5 CPM, Local bus, DUART, SYSCLK, system control and power management, I2C, and JTAG signals OVIN –0.3 to (OVDD + 0.3)1 V 5 PCI OVIN –0.3 to (OVDD + 0.3) V 6 Storage temperature range TSTG –55 to 150 •C Notes: 1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device. 2. Caution: MVIN must not exceed GVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences. 3. Caution: OVIN must not exceed OVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences. 4. Caution: LVIN must not exceed LVDD by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences. 5. (M,L,O)VIN and MVREF may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2. 6. OVIN on the PCI interface may overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as shown in Figure 3. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |